www.eaton.com
Page
5-13
MP-4000
IB02602002E
5.18.4 Setting P18l4, Over Voltage alarm Criterion (OVPa)
P18L4 sets the number of phases required to cause an over voltage
alarm event.
5.18.5 Setting P18l5, Over Voltage alarm Threshold (OVa)
P18L5 sets the voltage level (in volts) above which the MP-4000
alarms.
5.18.6 Setting P18l6, Over Voltage alarm Run Delay (OVaR)
P18L6 sets the number of seconds that the voltage must remain
above the Over Voltage Alarm Threshold (OVT) set point before an
alarm event occurs.
5.18.7 Setting P18l7, Over Voltage Neutral Trip Threshold
(OVNT)
P18L7 sets the neutral voltage (in volts) above which the MP-4000
trips.
5.19 Page 19, SP UVTRP, Settings P19l1 to P19l7
5.19.1 Setting P19l1, Undervoltage Trip Pickup Criterion
(UVPT)
P19L1 sets the number of phases required to cause an under voltage
trip event.
5.19.2 Setting P19l2, Main Undervoltage Threshold (UVT)
P19L2 sets the voltage level (in volts) below which the MP-4000 trips.
5.19.3 Setting P19l3, Main Undervoltage Trip Run Delay (UVTR)
P19L3 sets the number of seconds that the voltage must remain be
-
low the Under Main Trip Threshold (UVT) setpoint before a trip event
occurs. There is no start delay for this function.
5.19.4 Setting P19l4, Under Voltage alarm Pickup Criterion
(UVPa)
P19L4 sets the number of phases required to cause an under voltage
alarm event.
5.19.5 Setting P19l5, Main Under Voltage Threshold (UVa)
P19L5 sets the voltage level (in volts) below which the MP-4000
alarms.
5.19.6 Setting P19l6, Main Undervoltage alarm Run Delay
(UVaR)
P19L6 sets the number of seconds that the voltage must remain
below the Under Voltage Alarm Threshold (UVA) setpoint before an
alarm event occurs. There is no start delay for this function.
5.19.7 Setting P19l7, Under Voltage Start Delay (UVSD)
P19L7 sets the number of seconds after a start before the over fre
-
quency trip and alarm elements are enabled.
5.20 Page 20, SP UPTRP, Settings P20l1 to P20l5
5.20.1 Setting P20l1, Underpower Trip Threshold (UPT)
P20L1 sets the power (in %FLA*VT) below which the relay trips.
5.20.2 Setting P20l2, Underpower Trip Run Delay (UPTR)
P20L2 sets the number of seconds that the power must be below the
Under Power Trip Threshold (UPT) setpoint before a trip event occurs.
This timer does not begin until after the Under Power Trip & Alarm
Start Delay (UTSD) has timed out.
5.20.3 Setting P20l3, Under Power alarm threshold (UPa)
P20L3 sets the power (in %FLA*VT) below which the relay alarms.
5.20.4 Setting P20l4, Under Power alarm Run Delay (UPaR)
P20L4 sets the number of seconds that the power must be below
the Under Power Alarm Threshold (UPA) setpoint before a trip event
occurs. This timer does not begin until after the Under Power Trip &
Alarm Start Delay (UTSD) has timed out.
5.20.5 Setting P20l5, Underpower Trip/alarm Start Delay (UTSD)
P20L5 sets the number of seconds after a start before the over fre
-
quency trip and alarm elements are enabled.
5.21 Page 21, SP PFTRP, Settings P21l1 to P21l12
5.21.1 Setting P21l1, leading Power Factor Trip Enable or Dis-
able (PFlDE)
P21L1 enables or disables the Leading Power Factor protective trip
function.
5.21.2 Setting P21l2, leading Power Factor Trip Threshold
(PFlDT)
P21L2 sets the trip threshold for the Leading Power Factor Trip
Threshold.
5.21.3 Setting P21l3, lagging Power Factor Trip Enable or
Disable (PFlGE)
P21L3 enables or disables the Lagging Power Factor protective trip
function.
5.21.4 Setting P21l4, lagging Power Factor Trip Threshold
(PFlGT)
P21L4 sets the trip threshold for the Lagging Power Factor Trip
Threshold.
5.21.5 Setting P21l5, Power Factor Trip Start Delay (PFTS)
P21L5 sets the number of seconds after a start before the over fre
-
quency trip and alarm elements are enabled.
5.21.6 Setting P21l6, Power Factor Trip Run Delay (PFTR)
P21L6 sets the number of seconds that the power must be below the
PDFLDT or PFLGT set points before a trip event occurs. This time
does not begin until after the power factor trip start delay times out.
5.21.7 Setting P21l7, leading Power Factor alarm Enable
Disable (lDPFE)
P21L7 enables or disables the Leading Power Factor protective power
alarm function.
5.21.8 Setting P21l8, leading Power Factor alarm Threshold 1
(PFlDa)
P21L8 sets the alarm threshold for the Leading Power Factor Alarm
threshold.
Summary of Contents for MP-4000
Page 6: ...Page vi www eaton com IB02602002E MP 4000 This Page Intentionally Left Blank...
Page 56: ...Page 5 16 www eaton com IB02602002E MP 4000 This page intentionally left blank...
Page 60: ...Page 6 www eaton com IB02602002E MP 4000 Figure 6 2 Panel Cutout Dimensions...
Page 64: ...Page 6 www eaton com IB02602002E MP 4000 Figure 6 6 Rear Panel Terminals...
Page 67: ...www eaton com Page 6 11 MP 4000 IB02602002E Figure 6 11 Alternatives for Discrete Input Wiring...
Page 72: ...Page 7 www eaton com IB02602002E MP 4000 This Page Intentionally Left Blank...
Page 83: ...www eaton com Page 9 MP 4000 IB02602002E Figure 9 1 Rotor Temperature Tracking...
Page 84: ...Page 9 www eaton com IB02602002E MP 4000 Figure 9 2 Motor Protection Curve...
Page 85: ...www eaton com Page 9 MP 4000 IB02602002E Figure 9 3 Underload Jam Protection Curve...
Page 88: ...Page 9 12 www eaton com IB02602002E MP 4000 Figure 9 6 Motor Start and Run Cycles...
Page 110: ...Page 13 10 www eaton com MP 4000 IB02602002E This Page Intentionally Left Blank...
Page 111: ...www eaton com MP 4000 IB02602002E This Page Intentionally Left Blank...