Functional Overview
ARM DDI 0306B
Copyright © 2003, 2004. ARM Limited. All rights reserved.
2-19
Figure 2-6 Messaging from Core0 to Core1
In this example, the following sequence occurs:
1.
Core0 gains control of Mailbox0 and identifies itself as the source core by setting
bit 0 in the IPCM0SOURCE Register.
2.
Core0 enables interrupts to Core0 and Core1 by setting bits 0 and 1 in the
IPCM0MSTATUS Register.
3.
Core0 defines the destination core by setting bit 1 in the IPCM0DSTATUS
Register.
4.
Core0 programs the data payload,
DA7A0000
.
5.
Core0 sets Mailbox Send Register bit 0 to trigger the Mailbox0 interrupt to Core1.
6.
Core1 reads the IPCMRIS1 Register to determine which mailbox caused the
interrupt. In this case, only Mailbox0 is indicated.
7.
Core1 reads the data payload.
8.
Core1 optionally updates the data payload with the Acknowledge data,
DA7A1111
.
9.
Core1 clears bit 0 and sets bit 1 in the IPCM0SEND Register to clear its interrupt
and provide the Manual Acknowledge interrupt back to Core0.
10.
Core0 reads the IPCMRIS0 Register to determine which mailbox caused the
interrupt. Again, only Mailbox0 is indicated.
11.
Core0 reads the Acknowledge payload data.
IPCM0SOURCE[1:0]
IPCM0DSTATUS[1:0]
IPCM0MODE
IPCM0MSTATUS[1:0]
IPCM0SEND[1:0]
IPCM0DR0[31:0]
IPCMRIS0[3:0]
IPCMRIS1[3:0]
IPCMINT[3:0]
0
0
00000000
0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
0
0
0
0
3
1
0
0
2
1
2
0
2
1
0
1
0
1
0
DA7A0000
DA7A1111
00000000
15
0
0
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from