Programmer’s Model
ARM DDI 0306B
Copyright © 2003, 2004. ARM Limited. All rights reserved.
3-11
-
0x904-0xE
FC
-
-
Reserved
IPCMTCR
0xF00
RW
0x0
See
Integration Test Control Register
on page 4-3
IPCMTOR
0xF04
RW
0x00000000
See
Integration Test Output Register
on page 4-3
-
0xF08-0xF
DF
-
-
Reserved
IPCMPeriphID0
0xFE0
RO
0x20
See
Peripheral Identification Register 0
on page 3-20
IPCMPeriphID1
0xFE4
RO
0x13
See
Peripheral Identification Register 1
on page 3-21
IPCMPeriphID2
0xFE8
RO
0x04
See
Peripheral Identification Register 2
on page 3-21
IPCMPeriphID3
0xFEC
RO
0x00
See
Peripheral Identification Register 3
on page 3-21
IPCMPCellID0
0xFF0
RO
0x0D
See
PrimeCell Identification Register 0
on page 3-22
IPCMPCellID1
0xFF4
RO
0xF0
See
PrimeCell Identification Register 1
on page 3-23
IPCMPCellID2
0xFF8
RO
0x05
See
PrimeCell Identification Register 2
on page 3-23
IPCMPCellID3
0xFFC
RO
0xB1
See
PrimeCell Identification Register 3
on page 3-23
Table 3-1 IPCM register summary (continued)
Name
Base
offset
Type
Reset
value
Description
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from