Keysight 34460A, Руководство по эксплуатации и обслуживанию

Страница: 390 / 583

STATus:QUEStionable:ENABle <
enable_value
>
STATus:QUEStionable:ENABle?
Enables bits in the enable register for the Questionable Data Register group. The selected bits are then
reported to the Status Byte. An enable register defines which bits in the event register will be reported to
the Status Byte register group. You can write to or read from an enable register.
Parameter Typical Return
A decimal value that corresponds to the binary-weighted sum of the bits in the
register. +512
Enable bit 9 (decimal value 512) in the enable register.
l
Use the < enable > parameter to specify which bits will be reported to the Status Byte. The decimal
value specified corresponds to the binary-weighted sum of the bits you wish to enable in the register.
For example, to enable bit 0 (decimal value = 1), bit 1 (decimal value = 2) and bit 12 (decimal value =
4096), the corresponding decimal value would be 4099 (1 + 2 + 4096).
l
A STATus:PRESet clears all bits in the enable register.
l
The <
enable
> setting is nonvolatile; it does not change after a Factory Reset ( *RST ) , Instrument Pre-
set ( SYSTem:PRESet ), Status Preset ( STATus:PRESet ) or Clear Status ( *CLS ).
l
The *PSC command controls whether the enable register is cleared at power on.
STATus:QUEStionable[:EVENt]?
Returns the event register for the Questionable Data Register group. An event register is a read-only
register that latches events from the condition register. While an event bit is set, subsequent events cor-
responding to that bit are ignored. The register bits are cleared when you read the register.
Parameter Typical Return
(none) +1024
Read the event register (bit 10 is set):
STAT:QUES?
l
Once a bit is set, it remains set until cleared by reading the event register or by sending *CLS (clear
status).
Keysight True
volt
Series Operating and Service Guide
391
SCPI Programming Reference