![background image](http://html1.mh-extra.com/html/eaton/edr-3000/edr-3000_installation-operation-and-maintenance-manual_3974052741.webp)
EDR-3000
IM02602003E
Name
Description
Logic.LE16.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE16.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE17.Gate Out
Signal: Output of the logic gate
Logic.LE17.Timer Out
Signal: Timer Output
Logic.LE17.Out
Signal: Latched Output (Q)
Logic.LE17.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE17.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE17.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE17.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE17.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE17.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE18.Gate Out
Signal: Output of the logic gate
Logic.LE18.Timer Out
Signal: Timer Output
Logic.LE18.Out
Signal: Latched Output (Q)
Logic.LE18.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE18.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE18.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE18.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE18.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE18.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE19.Gate Out
Signal: Output of the logic gate
Logic.LE19.Timer Out
Signal: Timer Output
Logic.LE19.Out
Signal: Latched Output (Q)
Logic.LE19.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE19.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE19.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE19.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE19.Gate In4-I
State of the module input: Assignment of the Input Signal
Logic.LE19.Reset Latch-I
State of the module input: Reset Signal for the Latching
Logic.LE20.Gate Out
Signal: Output of the logic gate
Logic.LE20.Timer Out
Signal: Timer Output
Logic.LE20.Out
Signal: Latched Output (Q)
Logic.LE20.Out inverted
Signal: Negated Latched Output (Q NOT)
Logic.LE20.Gate In1-I
State of the module input: Assignment of the Input Signal
Logic.LE20.Gate In2-I
State of the module input: Assignment of the Input Signal
Logic.LE20.Gate In3-I
State of the module input: Assignment of the Input Signal
Logic.LE20.Gate In4-I
State of the module input: Assignment of the Input Signal
www.eaton.com
729
Содержание EDR 3000
Страница 2: ......
Страница 4: ......
Страница 6: ......
Страница 7: ...Medium Voltage Switchgear Assembly...
Страница 8: ......
Страница 10: ......
Страница 11: ...Component Data...
Страница 12: ......
Страница 64: ...EDR 3000 IM02602003E Ethernet RJ45 Terminal Marking www eaton com 52 1 8 TxD TxD RxD N C N C RxD N C N C...
Страница 659: ...EDR 3000 IM02602003E Real Time Clock Running Reserve of the Real Time Clock 1 year min www eaton com 647...