SoCKit User Manual
19
www.terasic.com
December 1, 2015
Figure 3-8 Reset Tree on the Development Board
3
3
.
.
4
4
P
P
r
r
o
o
g
g
r
r
a
a
m
m
m
m
i
i
n
n
g
g
t
t
h
h
e
e
Q
Q
u
u
a
a
d
d
-
-
S
S
e
e
r
r
i
i
a
a
l
l
C
C
o
o
n
n
f
f
i
i
g
g
u
u
r
r
a
a
t
t
i
i
o
o
n
n
D
D
e
e
v
v
i
i
c
c
e
e
The board contains a quad serial configuration device (EPCQ256) that stores configuration data
for the Cyclone V SoC FPGA. This configuration data is automatically loaded from the quad
serial configuration device chip into the FPGA when the board is powered up.
To program the configuration device, users will need to use a Serial Flash Loader (SFL)
function to program the quad serial configuration device via the JTAG interface. The
FPGA-based SFL is a soft intellectual property (IP) core within the FPGA that bridges the JTAG
and flash interfaces. The SFL mega-function is available from Quartus II software.
Figure 3-9
shows the programming method when adopting a SFL solution
Please refer to
Chapter 6: Steps of Programming the Quad Serial Configuration Device
for the
basic programming instruction on the serial configuration device
