Tektronix 80A00, Technical Reference

Page: 266 / 277

Optical Sampling Modules
Table 13: Clock recovery settings and jitter limits (cont.)
Module & clock recovery rate Max optical power Min optical power Max RMS Jitter
OC-192
10GBASE-W 80C08B-CR1
10GBASE-R
+0.0 dBm (1 mW) -15 dBm (32 μ W) 2.0 ps
10GFC 80C08B-CR2
10GBASE-R
+0.0 dBm (1 mW) -15 dBm (32 μ W) 2.0 ps
OC-192
10GBASE-W 80C08C-CR1,
80C08D-CR1
10GBASE-R
+0.0 dBm (1 mW) -15 dBm (32 μ W) 2.0 ps
10GFC 80C08C-CR2,
80C08D-CR2
10GBASE-R
+0.0 dBm (1 mW) -15 dBm (32 μ W) 2.0 ps
80C09-CR1 FEC10.799225 Not speci fi ed, set to
-7.5 dBm ( 178 μ W)
-7.5 dBm (178 μ W) 2.0 ps
80C11-CR1,
80C11B-CR1 OC-192 +7.0 dBm (5 mW) -10.0 dBm (100 μ W) 2.0 ps
OC-192 80C11-CR2,
80C11B-CR2
10Gb FEC
+7.0 dBm (5 mW) -10.0 dBm (100 μ W) 2.0 ps
OC-192 80C11-CR3,
80C11B-CR3
G.709 FEC
+7.0 dBm (5 mW) -10.0 dBm (100 μ W) 2.0 ps
6. Do the following substeps to check recovered clock timing jitter:
a. If you are checking an 80C01 or an 80C03 module, set the Average
Optical Power (AOP) to
125 μ W (–9.0 dBm); otherwise, leave the AOP
set as it was set for step 5 d.
b. Zoom into the 50% crossing point of the fi rst rising edge on the C3 clock
signal until the Horizontal SCALE is 10 ps/div and the Vertical SCALE is
10 mV/div . (See Figure 37.)
NOTE.
You can most easily zoom in on the 50% crossing point by clicking and
dragging a rectangle around this edge, and then using the SCALE and FINE
control knobs to adjust the settings to 10 mV/div and 10 ps/div.
c. Check that the RMS jitter measurement for C3 is less than or equal to
the value given in the maximum RMS jitter column of the table. (See
Table 13.)
d. Repeat this procedure from step 1 to check the recovered clock optical
sensitivity and timing jitter for each of the clock recovery rates of the
optical sampling module you are testing. (See Table 12.)
248 DSA8300 Performance Veri fi cation