PICO-IMX6 REV. A1. HARDWARE MANUAL
– VER 1.01 – JAN 28 2016
Page
23
of
64
Table 2 - eMMC Signal Description
CPU
BALL
CPU PAD NAME
Signal
V
I/O Description
E14
SD3_DAT0
eMMC_DATA0
3V3
I/O MMC/SDIO Data bit 0
F14
SD3_DAT1
eMMC_DATA1
3V3
I/O MMC/SDIO Data bit 1
A15
SD3_DAT2
eMMC_DATA2
3V3
I/O MMC/SDIO Data bit 2
B15
SD3_DAT3
eMMC_DATA3
3V3
I/O MMC/SDIO Data bit 3
D13
SD3_DAT4
eMMC_DATA4
3V3
I/O MMC/SDIO Data bit 4
C13
SD3_DAT5
eMMC_DATA5
3V3
I/O MMC/SDIO Data bit 5
E13
SD3_DAT6
eMMC_DATA6
3V3
I/O MMC/SDIO Data bit 6
F13
SD3_DAT7
eMMC_DATA7
3V3
I/O MMC/SDIO Data bit 7
B13
SD3_CMD
eMMC_CMD
3V3
I/O MMC/SDIO Command
D14
SD3_CLK
eMMC_CLK
3V3
O
MMC/SDIO Clock
D15
SD3_RST
eMMC_RST
3V3
O
MMC/SDIO Reset Signal
2.3.3. Micro-SD Cardslot (PICO-IMX6-SD only)
Kingston e•MMC™ products follow the JEDEC e•MMC™ 4.5 standard. It is an ideal universal storage
solutions for many electronic devices, including smartphones, tablet PCs, PDAs, eBook readers, digital
cameras, recorders, MP3, MP4 players, electronic learning products, digital TVs and set-top boxes.
E•MMC™ encloses the MLC NAND and e•MMC™ controller inside as one JEDEC standard package,
providing a standard interface to the host. The e•MMC™ controller directly manages NAND flash,
including ECC, wear-leveling, IOPS optimization and read sensing.
Table 3 - SD Cardslot Signal Description
CPU
BALL
CPU PAD NAME
Signal
V
I/O Description
E14
SD3_DAT0
SD3_DATA0
3V3
I/O MMC/SDIO Data bit 0
F14
SD3_DAT1
SD3_DATA1
3V3
I/O MMC/SDIO Data bit 1
A15
SD3_DAT2
SD3_DATA2
3V3
I/O MMC/SDIO Data bit 2
B15
SD3_DAT3
SD3_DATA3
3V3
I/O MMC/SDIO Data bit 3
B13
SD3_CMD
SD3_CMD
3V3
I/O MMC/SDIO Command
D14
SD3_CLK
SD3_CLK
3V3
O
MMC/SDIO Clock
T1
GPIO_2
SD3_CD
3V3
I/O MMC/SDIO Card Detect
