± 2g / 4g / 8g / 16g Tri-axis Digital
Accelerometer Technical
Reference Manual
PART NUMBER:
KX132-1211
Rev. 1.0
31-Jul-2019
36 Thornwood Dr.
–
Ithaca, NY 14850
© 2019 Kionix
–
All Rights Reserved
tel: 607-257-1080 – fax:607-257-1146
893-12874-1907311402-0.17
www.kionix.com -
Page
37
of
73
FFCNTL
Free Fall Control. This register provides the main control of the free fall engine. Note that to properly change the value
of these registers, the PC1 bit in CNTL1 register must first be set to “0”.
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
FFIE
ULMODE
FFDC1
FFDC0
DCRM
OFFI2
OFFI1
OFFI0
Reset Value
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
00000000
Address:
0x34
FFIE
– Free fall engine enable
FFIE = 0
– disable
FFIE = 1
– enable
ULMODE
– Free fall interrupt latch/un-latch control
ULMODE = 0
– latched
ULMODE = 1
– unlatched
DCRM
– Debounce methodology control
DCRM = 0
– count up/down
DCRM = 1
– count up/reset
FFDC<1:0>
– Free fall interrupt delayed clear duration for unlatched mode
00 = 0 sec delay
01 = 1 sec delay
10 = 2 sec delay
11 = 4 sec delay
OFFI<2:0>
– Output Data Rate at which the Free fall engine performs its function. The default Free
fall ODR is 12.5Hz.
OFFI
Output Data Rate (Hz)
000
12.5
001
25
010
50
011
100
100
200
101
400
110
800
111
1600
Table 14:
Free Fall Function Output Data Rate
