
CHAPTER 28 ELECTRICAL SPECIFICATIONS
User’s Manual U19780EJ2V0UD
644
Caution The pins mounted depend on the product. Refer to Caution 2 at the beginning of this chapter.
(2) Serial
interface
(T
A
=
−
40 to +85
°
C, 1.8 V
≤
V
DD
≤
5.5 V, V
SS
= 0 V)
(a) UART6 (dedicated baud rate generator output)
Parameter Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Transfer rate
625
kbps
(b) IICA
Standard Mode
Fast Mode
Parameter Symbol
Conditions
MIN. MAX. MIN. MAX.
Unit
SCLA0 clock frequency
f
SCL
Fast mode: f
PRS
≥
3.5 MHz,
Normal mode: f
PRS
≥
1 MHz
0 100 0 400
kHz
Setup time of start condition and
stop condition
t
SU: STA
4.7
−
0.6
−
μ
s
Hold time
Note 1
t
HD: STA
4.0
−
0.6
−
μ
s
Hold time when SCLA0 = “L”
t
LOW
4.7
−
1.3
−
μ
s
Hold time when SCLA0 = “H”
t
HIGH
4.0
−
0.6
−
μ
s
Data setup time (reception)
t
SU: DAT
250
−
100
−
ns
Data hold time (transmission)
Notes 2, 3
t
HD: DAT
0 3.45 0 0.9
μ
s
Setup time of stop condition
t
SU: STO
4.0
−
0.6
−
μ
s
Bus free time between stop
condition and start condition
t
BUF
4.7
−
1.3
−
μ
s
Rise time of SDAA0 and SCLA0
signals
t
R
1000
2.0 +
0.1C
b
300 ns
Fall time of SDAA0 and SCLA0
signals
t
F
300
2.0 +
0.1 C
b
300 ns
Total load capacitance value of
each communication line (SCLA0,
SDAA0)
C
b
400
400
pF
Notes 1.
The first clock pulse is generated after this period when the start condition or restart condition is detected.
2.
The maximum value (MAX.) of t
HD:DAT
is during normal transfer and a wait state is inserted in the ACK
(acknowledge) timing.
3.
The data hold time differs depending on the setting of the IICA low-level width setting register (IICWL).