UM10429
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
User manual
Rev. 1 — 20 October 2010
176 of 258
NXP Semiconductors
UM10429
Chapter 19: Appendix LPC1102 ARM Cortex-M0 reference
The Cortex-M0 processor closely integrates a configurable
Nested Vectored Interrupt
Controlle
r (NVIC), to deliver industry-leading interrupt performance. The NVIC:
•
includes a
non-maskable interrupt
(NMI). The NMI is not implemented on the
LPC1102.
•
provides zero jitter interrupt option
•
provides four interrupt priority levels.
The tight integration of the processor core and NVIC provides fast execution of
interrupt
service routines
(ISRs), dramatically reducing the interrupt latency. This is achieved
through the hardware stacking of registers, and the ability to abandon and restart
load-multiple and store-multiple operations. Interrupt handlers do not require any
assembler wrapper code, removing any code overhead from the ISRs. Tail-chaining
optimization also significantly reduces the overhead when switching from one ISR to
another.
To optimize low-power designs, the NVIC integrates with the sleep modes, that include a
Deep-sleep function that enables the entire device to be rapidly powered down.
19.2.1 System-level interface
The Cortex-M0 processor provides a single system-level interface using AMBA
technology to provide high speed, low latency memory accesses.
19.2.2 Integrated configurable debug
The Cortex-M0 processor implements a complete hardware debug solution, with
extensive hardware breakpoint and watchpoint options. This provides high system
visibility of the processor, memory and peripherals through a 2-pin
Serial Wire Debug
(SWD) port that is ideal for microcontrollers and other small package devices.
19.2.3 Cortex-M0 processor features summary
•
high code density with 32-bit performance
•
tools and binary upwards compatible with Cortex-M processor family
•
integrated ultra low-power sleep modes
•
efficient code execution permits slower processor clock or increases sleep mode time
•
single-cycle 32-bit hardware multiplier
•
zero jitter interrupt handling
•
extensive debug capabilities.
19.2.4 Cortex-M0 core peripherals
These are:
NVIC —
The NVIC is an embedded interrupt controller that supports low latency interrupt
processing.
