224
CHAPTER 19 INTERRUPT FUNCTIONS
Table 19-1. Interrupt Source List
Note 1
Interrupt Source
Internal/
Vector
Basic
Interrupt Type
Default
External
Table
Configuration
Priority
Name
Trigger
Address
Type
Note 2
Non-maskable
—
INTWDT
Watchdog timer overflow
Internal
0004H
(A)
(with non-maskable interrupt selected)
Maskable
0
INTWDT
Watchdog timer overflow
(B)
(with interval timer selected)
1
INTAD
End of A/D conversion
0006H
2
INTOVF
16-bit timer overflow
0008H
3
INTTM00
TI00 valid edge detection
000AH
(C)
4
INTTM01
TI01 valid edge detection
000CH
5
INTTM02
TI02 valid edge detection
000EH
6
INTP0
Pin input edge detection
External
0010H
(D)
7
INTP1
0012H
8
INTP2
0014H
9
INTCSI
End of serial interface SIO3 transfer
Internal
0016H
(B)
10
INTSER
Generation of serial interface UART receive error
0018H
11
INTSR
End of serial interface UART reception
001AH
12
INTST
End of serial interface UART transmission
001CH
13
INTTM1
Generation of 8-bit timer register and capture
001EH
register (CR1) match signal
14
INTTM2
Generation of 8-bit timer register and capture
0020H
register (CR2) match signal
15
INTTM3
Generation of 8-bit timer register and capture
0022H
register (CR3) match signal
16
INTWE
End of EEPROM write
0024H
17
INTWTI
Watch timer overflow
0026H
18
INTWT
Reference time interval signal from watch timer
0028H
Software
—
BRK
BRK instruction execution
—
003EH
(E)
Notes 1. The default priority is the priority applicable when two or more maskable interrupt requests are
generated simultaneously. 0 is the highest priority, and 18 is the lowest.
2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 19-1.
Summary of Contents for mPD780973 Series
Page 2: ...2 MEMO ...
Page 66: ...66 MEMO ...
Page 98: ...98 MEMO ...
Page 138: ...138 MEMO ...
Page 164: ...164 MEMO ...
Page 182: ...182 MEMO ...
Page 204: ...204 MEMO ...
Page 244: ...244 MEMO ...
Page 262: ...262 MEMO ...
Page 278: ...278 MEMO ...
Page 290: ...290 MEMO ...