LCSR Programming Model
http://www.motorola.com/computer/literature
2-93
2
Interrupt Level Register 3 (bits 0-7)
This register is used to define the level of the software 0 interrupt and the
software 1 interrupt.
SW0 LEVEL These bits define the level of the software 0 interrupt.
SW1 LEVEL These bits define the level of the software 1 interrupt.
Interrupt Level Register 4 (bits 24-31)
This register is used to define the level of the VMEbus IRQ7 interrupt and
the spare interrupt. The VMEbus level 7 (IRQ7) interrupt may be mapped
to any local bus interrupt level.
VIRQ7 LEVEL
These bits define the level of the VMEbus IRQ7 interrupt.
SPARE LEVEL
Not used on the MVME1x7P.
ADR/SIZ
$FFF40080 (8 bits [6 used] of 32)
BIT
7
6
5
4
3
2
1
0
NAME
SW1 LEVEL
SW0 LEVEL
OPER
R/W
R/W
RESET
0 PSL
0 PSL
ADR/SIZ
$FFF40084 (8 bits [6 used] of 32)
BIT
31
30
29
28
27
26
25
24
NAME
SPARE LEVEL
VIRQ7 LEVEL
OPER
R/W
R/W
RESET
0 PSL
0 PSL
Summary of Contents for MVME1X7P
Page 16: ...xvi ...
Page 18: ...xviii ...
Page 20: ...xx ...
Page 26: ...xxvi ...
Page 90: ...1 64 Computer Group Literature Center Web Site Programming Issues 1 ...
Page 248: ...3 50 Computer Group Literature Center Web Site PCCchip2 3 ...
Page 286: ...4 38 Computer Group Literature Center Web Site MCECC Functions 4 ...
Page 288: ...A 2 Computer Group Literature Center Web Site Summary of Changes A ...
Page 316: ...Index IN 14 Computer Group Literature Center Web Site I N D E X ...