2-80
Computer Group Literature Center Web Site
VMEchip2
2
Local Bus Interrupter Status Register (bits 0-7)
This register is the local bus interrupter status register. When an interrupt
status bit is high, a local bus interrupt is being generated. When an interrupt
status bit is low, a local interrupt is not being generated. The interrupt
status bits are:
VME1
VMEbus IRQ1 Interrupt.
VME2
VMEbus IRQ2 Interrupt.
VME3
VMEbus IRQ3 Interrupt.
VME4
VMEbus IRQ4 Interrupt.
VME5
VMEbus IRQ5 Interrupt.
VME6
VMEbus IRQ6 Interrupt.
VME7
VMEbus IRQ7 Interrupt.
SPARE
Not used.
ADR/SIZ
$FFF40068 (8 bits of 32)
BIT
7
6
5
4
3
2
1
0
NAME
SPARE
VME7
VME6
VME5
VME4
VME3
VME2
VME1
OPER
R
R
R
R
R
R
R
R
RESET
0 PSL
0 PSL
0 PSL
0 PSL
0 PSL
0 PSL
0 PSL
0 PSL
Summary of Contents for MVME1X7P
Page 16: ...xvi ...
Page 18: ...xviii ...
Page 20: ...xx ...
Page 26: ...xxvi ...
Page 90: ...1 64 Computer Group Literature Center Web Site Programming Issues 1 ...
Page 248: ...3 50 Computer Group Literature Center Web Site PCCchip2 3 ...
Page 286: ...4 38 Computer Group Literature Center Web Site MCECC Functions 4 ...
Page 288: ...A 2 Computer Group Literature Center Web Site Summary of Changes A ...
Page 316: ...Index IN 14 Computer Group Literature Center Web Site I N D E X ...