SmartTime Static Timing Analyzer User Guide
137
virtual clock
A virtual clock is a clock with no source associated to it. It is used to describe clocks outside the FPGA that
have an impact on the timing analysis inside the FPGA. For example, if the I/Os are synchronous to an
external clock.
WLM
Wire Load Model. A timing model used in pre-layout to estimate a net delay based on the fan-out.
n.
Summary of Contents for SmartTime
Page 2: ......
Page 6: ......
Page 15: ...SmartTime Static Timing Analyzer User Guide 15 SmartTime Timing Analyzer ...
Page 31: ...SmartTime Static Timing Analyzer User Guide 31 Advanced Timing Analysis ...
Page 37: ...SmartTime Static Timing Analyzer User Guide 37 Generating Timing Reports ...
Page 57: ...SmartTime Static Timing Analyzer User Guide 57 Timing Concepts ...
Page 66: ...SmartTime Static Timing Analyzer User Guide 66 ...
Page 92: ...SmartTime Static Timing Analyzer User Guide 92 Dialog Boxes ...
Page 118: ...SmartTime Static Timing Analyzer User Guide 118 Tcl Commands ...