Functional
Description
R
Intel
®
82925X/82925XE MCH Datasheet
183
10.5 Power
Management
Power Management capabilities of the MCH include the following:
•
ACPI 1.0b support
•
ACPI S0, S3, S4, S5, C0, C1, C2, C3, C4
•
Enhanced power management state transitions for increasing time the processor spends in
low power states
•
Graphics Adapter States: D0, D3.
•
PCI Express Link States: L0, L0s, L1, L2/L3 Ready, L3
•
PM_THRMTRIP# output
•
Conditional memory Self-Refresh during C2, C3, and C4 states
10.6 Clocking
The MCH has PLLs to provide the internal clocks.
•
Host PLL – This PLL generates the main core clocks in the host clock domain. The host PLL
is used to generate memory and internal graphics core clocks. It uses the Host clock
(HCLKIN) as a reference.
•
PCI Express PLL – This PLL generates all PCI Express related clocks, including the Direct
Media Interface that connects to the ICH6. This PLL uses the 100 MHz (GCLKIN) as a
reference.
Figure 10-2 illustrates the various clocks in the platform.
Summary of Contents for 82925X
Page 78: ...Host Bridge DRAM Controller Registers D0 F0 R 78 Intel 82925X 82925XE MCH Datasheet...
Page 98: ...EPBAR Registers Egress Port Register Summary R 98 Intel 82925X 82925XE MCH Datasheet...
Page 108: ...DMIBAR Registers Direct Media Interface DMI RCRB R 108 Intel 82925X 82925XE MCH Datasheet...
Page 156: ...Host PCI Express Graphics Bridge Registers D1 F0 R 156 Intel 82925X 82925XE MCH Datasheet...
Page 172: ...System Address Map R 172 Intel 82925X 82925XE MCH Datasheet...
Page 192: ...Electrical Characteristics R 192 Intel 82925X 82925XE MCH Datasheet...
