Fujitsu MHU2100AT Product Manual Download Page 81 | Manualshive

Page: 81 / 278

background image

5.1 Physical Interface

C141-E202-01EN 5-5

[signal] [I/O]

[Description]

CS0-

I

Chip select signal decoded from the host address bus. This signal
is used by the host to select the command block registers.

CS1-

I

Chip select signal decoded from the host address bus. This signal
is used by the host to select the control block registers.

DA 0-2

I

Binary decoded address signals asserted by the host to access task
file registers.

KEY

-

Key pin for prevention of erroneous connector insertion

PDIAG-

I/O

This signal is an input mode for the master device and an output
mode for the slave device in a daisy chain configuration. This
signal indicates that the slave device has been completed self
diagnostics.

This signal is pulled up to +5 V through 10 k

Ω

resistor at each device.

CBLID-

I/O

This signal is used to detect the type of cable installed in the
system.

This signal is pulled up to +5 V through 10 k

Ω

resistor at each device.

DASP-

I/O

This is a time-multiplexed signal that indicates that the device is
active and a slave device is present.

This signal is pulled up to +5 V through 10 k

Ω

resistor at each device.

IORDY

O

This signal requests the host system to delay the transfer cycle

when the device is not ready to respond to a data transfer request
from the host system.

DDMARDY-

O

Flow control signal for Ultra DMA data Out transfer (WRITE
DMA command). This signal is asserted by the device to inform
the host that the device is ready to receive the Ultra DMA data
Out transfer. The device can negate the DDMARDY- signal to
suspend the Ultra DMA data Out transfer.

DSTROBE

O

Data In Strobe signal from the device during Ultra DMA data In

transfer. Both the rising and falling edges of the DSTROBE
signal latch data from Data 15-0 into the host. The device can
suspend the inversion of the DSTROBE signal to suspend the
Ultra DMA data In transfer.

CSEL

I

This signal to configure the device as a master or a slave device.

−

When CSEL signal is grounded, the IDD is a master device.

−

When CSEL signal is open, the IDD is a slave device.

This signal is pulled up with 240 k

Ω

resistor at each device.

DMACK-

I

The host system asserts this signal as a response that the host
system receive data or to indicate that data is valid.

«
...
79
80
81
82
83
...
»

Summary of Contents for MHU2100AT

Page 1: ...C141 E202 01EN MHU2100AT DISK DRIVE PRODUCT MANUAL ...

Page 2: ...ncidental or consequential damages arising therefrom FUJITSU DISCLAIMS ALL WARRANTIES REGARDING THE INFORMATION CONTAINED HEREIN WHETHER EXPRESSED IMPLIED OR STATUTORY FUJITSU reserves the right to make changes to any products described herein without further notice and without obligation This product is designed and manufactured for use in standard applications such as office work personal device...

Page 3: ...C141 E202 01EN Revision History 1 1 Edition Date Revised section 1 Added Deleted Altered Details 01 2004 01 20 1 Section s with asterisk refer to the previous edition when those were deleted ...

Page 4: ...This page is intentionally left blank ...

Page 5: ...ter gives an overview of the disk drive and describes their features CHAPTER 2 Device Configuration This chapter describes the internal configurations of the disk drive and the configuration of the systems in which they operate CHAPTER 3 Installation Conditions This chapter describes the external dimensions installation conditions and switch settings of the disk drive CHAPTER 4 Theory of Device Op...

Page 6: ...y In the text the alert signal is centered followed below by the indented message A wider line space precedes and follows the alert message to show where the alert message begins and ends The following is an example Example Data corruption Avoid mounting the disk drive near strong magnetic sources such as loud speakers Ensure that the disk drive is not affected by external magnetic fields The main...

Page 7: ...t at the back of this manual and forward it to the address described in the sheet Liability Exception Disk drive defects refers to defects that involve adjustment repair or replacement Fujitsu is not liable for any other disk drive defects such as those caused by user misoperation or mishandling inappropriate operating environments defects in the power supply or cable problems of the host system o...

Page 8: ...This page is intentionally left blank ...

Page 9: ...rform the procedure correctly Task Alert message Page Normal Operation Data corruption Avoid mounting the disk near strong magnetic sources such as loud speakers Ensure that the disk drive is not affected by external magnetic fields Damage Do not press the cover of the disk drive Pressing it too hard the cover and the spindle motor contact which may cause damage to the disk drive Static When handl...

Page 10: ...This page is intentionally left blank ...

Page 11: ...VE PRODUCT MANUAL C141 E202 This manual Device Overview Device Configuration Installation Conditions Theory of Device Operation Interface Operations MHU2100AT DISK DRIVE MAINTENANCE MANUAL C141 F067 Maintenance and Diagnosis Removal and Replacement Procedure ...

Page 12: ...This page is intentionally left blank ...

Page 13: ...duct number 1 5 1 3 Power Requirements 1 6 1 4 Environmental Specifications 1 8 1 5 Acoustic Noise 1 9 1 6 Shock and Vibration 1 9 1 7 Reliability 1 10 1 8 Error Rate 1 11 1 9 Media Defects 1 11 1 10 Load Unload Function 1 11 1 11 Advanced Power Management 1 12 CHAPTER 2 Device Configuration 2 1 2 1 Device Configuration 2 2 2 2 System Configuration 2 3 2 2 1 ATA interface 2 3 2 2 2 1 drive connect...

Page 14: ...ting 3 12 3 4 3 Master drive slave drive setting 3 12 3 4 4 CSEL setting 3 13 3 4 5 Power Up in Standby setting 3 14 CHAPTER 4 Theory of Device Operation 4 1 4 1 Outline 4 2 4 2 Subassemblies 4 2 4 2 1 Disk 4 2 4 2 2 Spindle 4 2 4 2 3 Actuator 4 2 4 2 4 Air filter 4 3 4 3 Circuit Configuration 4 3 4 4 Power on Sequence 4 6 4 5 Self calibration 4 7 4 5 1 Self calibration contents 4 7 4 5 2 Executio...

Page 15: ...3 5 2 Logical Interface 5 6 5 2 1 I O registers 5 7 5 2 2 Command block registers 5 8 5 2 3 Control block registers 5 13 5 3 Host Commands 5 14 5 3 1 Command code and parameters 5 14 5 3 2 Command descriptions 5 18 1 RECALIBRATE X 10 to X 1F 5 20 2 READ SECTOR S X 20 or X 21 5 21 3 READ LONG X 22 or X 23 5 23 4 WRITE SECTOR S X 30 or X 31 5 24 5 WRITE LONG X 32 or X 33 5 26 6 WRITE VERIFY X 3C 5 2...

Page 16: ... 29 IDENTIFY DEVICE DMA X EE 5 77 30 SET FEATURES X EF 5 88 31 SECURITY SET PASSWORD X F1 5 92 32 SECURITY UNLOCK X F2 5 94 33 SECURITY ERASE PREPARE X F3 5 96 34 SECURITY ERASE UNIT X F4 5 97 35 SECURITY FREEZE LOCK X F5 5 98 36 SECURITY DISABLE PASSWORD X F6 5 100 37 READ NATIVE MAX ADDRESS X F8 5 102 38 SET MAX X F9 5 103 39 READ SECTOR S EXT X 24 Option customizing 5 109 40 READ DMA EXT X 25 O...

Page 17: ...er commands 5 132 5 5 Ultra DMA Feature Set 5 134 5 5 1 Overview 5 134 5 5 2 Phases of operation 5 135 5 5 3 Ultra DMA data in commands 5 135 5 5 3 1 Initiating an Ultra DMA data in burst 5 135 5 5 3 2 The data in transfer 5 136 5 5 3 3 Pausing an Ultra DMA data in burst 5 136 5 5 3 4 Terminating an Ultra DMA data in burst 5 137 5 5 4 Ultra DMA data out commands 5 140 5 5 4 1 Initiating an Ultra D...

Page 18: ...a DMA data out burst 5 158 5 6 3 10 Host terminating an Ultra DMA data out burst 5 159 5 6 3 11 Device terminating an Ultra DMA data out burst 5 160 5 6 4 Power on and reset 5 161 CHAPTER 6 Operations 6 1 6 1 Device Response to the Reset 6 2 6 1 1 Response to power on 6 2 6 1 2 Response to hardware reset 6 3 6 1 3 Response to software reset 6 5 6 1 4 Response to diagnostic command 6 6 6 2 Power Sa...

Page 19: ... E202 01EN xv 6 4 3 1 Miss hit 6 15 6 4 3 2 Sequential Hit 6 16 6 4 3 3 Full hit 6 17 6 4 3 4 Partial hit 6 18 6 5 Write Cache 6 19 6 5 1 Cache operation 6 19 Glossary GL 1 Acronyms and Abbreviations AB 1 Index IN 1 ...

Page 20: ... locations 3 9 Figure 3 9 Cable connections 3 10 Figure 3 10 Power supply connector pins CN1 3 11 Figure 3 11 Jumper location 3 11 Figure 3 12 Factory default setting 3 12 Figure 3 13 Jumper setting of master or slave drive 3 12 Figure 3 14 CSEL setting 3 13 Figure 3 15 Example 1 of Cable Select 3 13 Figure 3 16 Example 2 of Cable Select 3 14 Figure 4 1 Power Supply Configuration 4 4 Figure 4 2 Ci...

Page 21: ...152 Figure 5 13 Host pausing an Ultra DMA data in burst 5 153 Figure 5 14 Device terminating an Ultra DMA data in burst 5 154 Figure 5 15 Host terminating an Ultra DMA data in burst 5 155 Figure 5 16 Initiating an Ultra DMA data out burst 5 156 Figure 5 17 Sustained Ultra DMA data out burst 5 157 Figure 5 18 Device pausing an Ultra DMA data out burst 5 158 Figure 5 19 Host terminating an Ultra DMA...

Page 22: ...le 5 7 Features Register values subcommands and functions 5 43 Table 5 8 Format of device attribute value data 5 47 Table 5 9 Format of insurance failure threshold value data 5 47 Table 5 10 Off line data collection status 5 50 Table 5 11 Self test execution status 5 50 Table 5 12 Off line data collection capability 5 51 Table 5 13 Failure prediction capability flag 5 51 Table 5 14 Error logging c...

Page 23: ...eration of the lock function 5 92 Table 5 26 Contents of security password 5 100 Table 5 27 Command code and parameters 5 124 Table 5 28 Recommended series termination for Ultra DMA 5 145 Table 5 29 Ultra DMA data burst timing requirements 5 149 Table 5 30 Ultra DMA sender and recipient timing requirements 5 151 ...

Page 24: ...This page is intentionally left blank ...

Page 25: ...on 1 7 Reliability 1 8 Error Rate 1 9 Media Defects 1 10 Load Unload Function 1 11 Advanced Power Management Overview and features are described in this chapter and specifications and power requirement are described The disk drive is 2 5 inch hard disk drives with built in disk controllers These disk drives use the AT bus hard disk interface protocol and are compact and reliable ...

Page 26: ...rage positioning time Use of a rotary voice coil motor in the head positioning mechanism greatly increases the positioning speed The average positioning time is 12 ms at read 1 1 2 Adaptability 1 Power save mode The power save mode feature for Idle operation Standby and Sleep modes makes the disk drive ideal for applications where power consumption is a factor 2 Wide temperature range The disk dri...

Page 27: ... access But if the read ahead data corresponds to the data requested by the next read command the data in the buffer can be transferred instead 4 Master slave The disk drive can be connected to ATA interface as daisy chain configuration Drive 0 is a master device drive 1 is a slave device 5 Error correction and retry by ECC If a recoverable error occurs the disk drive itself attempt error recovery...

Page 28: ...4 ms Positioning time read and seek Minimum Track Track Average Maximum Full 1 5 ms typ Read 12ms typ 22 ms typ Start time 3 5 sec typ Interface ATA 6 Max Cable length 18inches 0 46 m equipped with expansion function Data Transfer Rate 1 To From Media To From Host 43 7 MB s Max 100 MB s Max U DMA mode5 Data Buffer Size 2 8MB 8 388 608 bytes Physical Dimensions Height Width Depth 9 5 mm 100 0 mm 70...

Page 29: ...Model and product number Table 1 2 lists the model names and product numbers of the disk drive The model name does not necessarily correspond to the product number as listed in Table 1 2 since some models have been customized and have specifications that are different from those for the standard model If a disk drive is ordered as a replacement drive the product number must be the same as that of ...

Page 30: ...mV peak to peak Frequency DC to 1 MHz 3 A negative voltage like the bottom figure isn t to occur at 5 V when power is turned off and a thing with no ringing Permissible level 0 2 V Voltage V 5 0 100 200 300 400 500 600 700 800 Time ms 4 3 2 1 0 1 Figure 1 1 Negative voltage at 5 V when power is turned off ...

Page 31: ...ndby 50 mA 0 25 W Sleep 20 mA 0 1 W Energy Efficiency 4 0 007 W GB rank E 1 Maximum current at starting spindle motor 2 Current and power level when the operation command that accompanies a transfer of 63 sectors is executed 3 times in 100 ms 3 Power requirements reflect nominal values for 5 V power 4 Energy efficiency based on the Law concerning the Rational Use of Energy indicates the value obta...

Page 32: ...he need to be concerned with the power on off sequence 1 4 Environmental Specifications Table 1 4 lists the environmental specifications Table 1 4 Environmental specifications Item Specification Temperature Operating Non operating Thermal Gradient 5 C to 55 C ambient 5 C to 60 C disk enclosure surface 40 C to 65 C 20 C h or less Humidity Operating Non operating Maximum Wet Bulb 8 to 90 RH Non cond...

Page 33: ...ion Table 1 6 lists the shock and vibration specification Table 1 6 Shock and vibration specification Item Specification Vibration Swept sine 1 4 octave per minute Operating Non operating 5 to 500 Hz 9 8m s2 0 peak 1G 0 peak without non recovered errors 5 to 500 Hz 49m s 2 0 peak 5G 0 peak no damage Shock half sine pulse Operating Non operating 2205 m s2 0 peak 225G 0 peak 2ms duration without non...

Page 34: ...o repair MTTR is 30 minutes or less if repaired by a specialist maintenance staff member 3 Service life In situations where management and handling are correct the disk drive requires no overhaul for five years when the DE surface temperature is less than 48 C When the DE surface temperature exceeds 48 C the disk drives requires no overhaul for five years or 20 000 hours of operation whichever occ...

Page 35: ... Positioning error Positioning seek errors that can be recovered by one retry shall occur no more than 10 times in 10 7 seek operations 1 9 Media Defects Defective sectors are replaced with alternates when the disk drive is formatted prior to shipment from the factory low level format Thus the hosts see a defect free devices Alternate sectors are automatically accessed by the disk drive The user n...

Page 36: ...and execution 3 Wait Status Checking whether bit 7 of the status register was set to 0 wait to complete STANDBY IMMEDIATE command 4 HDD power supply cutting 1 11 Advanced Power Management The disk drive automatically shifts to the power saving mode according to the setting of the APM mode under the idle condition The APM mode can be chosen with a Sector Count register of the SET FEATURES EF comman...

Page 37: ...10 0 40 0 sec N A Mode 2 0 2 1 2 sec 10 0 40 0 sec 10 0 40 0 sec When the maximum time that the HDD is waiting for commands has been exceeded Mode 0 Mode shifts from Active condition to Active Idle in 0 2 1 2 and to Low Power Idle in 15 minutes Mode 1 Mode shifts from Active condition to Active Idle in 0 2 1 2 seconds and to Low Power Idle in 10 0 40 0 seconds Mode 2 Mode shifts from Active condit...

Page 38: ...This page is intentionally left blank ...

Page 39: ... 1 CHAPTER 2 Device Configuration 2 1 Device Configuration 2 2 System Configuration This chapter describes the internal configurations of the hard disk drives and the configuration of the systems in which they operate ...

Page 40: ...rect drive Sensor less DC motor 4 Actuator The actuator uses a revolving voice coil motor VCM structure which consumes low power and generates very little heat The head assembly at the edge of the actuator arm is controlled and positioned by feedback of the servo information read by the read write head If the power is not on or if the spindle motor is stopped the head assembly stays on the ramp ou...

Page 41: ...ip to improve reliability The high speed microprocessor unit MPU achieves a high performance AT controller 2 2 System Configuration 2 2 1 ATA interface Figures 2 2 and 2 3 show the ATA interface system configuration The drive has a 44pin PC AT interface connector and supports PIO mode 4 transfer at 16 6 MB s Multiword DMA mode 2 transfer at 16 6 MB s and also U DMA mode 5 100 MB s 2 2 2 1 drive co...

Page 42: ... 6 interface At high speed data transfer PIO mode 4 or DMA mode 2 U DMA mode 5 occurrence of ringing or crosstalk of the signal lines AT bus between the HA and the disk drive may be a great cause of the obstruction of system reliability Thus it is necessary that the capacitance of the signal lines including the HA and cable does not exceed the ATA 6 standard and the cable length between the HA and...

Page 43: ...er Settings This chapter gives the external dimensions installation conditions surface temperature conditions cable connections and switch settings of the hard disk drives For information about handling this hard disk drive and the system installation procedure refer to the following Integration Guide C141 E144 ...

Page 44: ...Installation Conditions 3 2 C141 E202 01EN 3 1 Dimensions Figure 3 1 illustrates the dimensions of the disk drive and positions of the mounting screw holes All dimensions are in mm Figure 3 1 Dimensions ...

Page 45: ...g see the FUJITSU 2 5 INCH HDD INTEGRATION GUIDANCE C141 E144 1 Orientation Figure 3 2 illustrates the allowable orientations for the disk drive a Horizontal 1 b Horizontal 1 c Vertical 1 d Vertical 2 e Vertical 3 f Vertical 4 Figure 3 2 Orientation gravity gravity gravity ...

Page 46: ...cm m 5kgf cm When attaching the HDD to the system frame do not allow the system frame to touch parts cover and base other than parts to which the HDD is attached 3 Limitation of mounting Note These dimensions are recommended values if it is not possible to satisfy them contact us Figure 3 3 Mounting frame structure Screw Screw Details of B Details of A 3 0 or less 3 0 or less Frame of system cabin...

Page 47: ...cause of breather hole mounted to the HDD do not allow this to close during mounting Locating of breather hole is shown as Figure 3 4 For breather hole of Figure 3 4 at least do not allow its around φ 2 4 to block Figure 3 4 Location of breather ...

Page 48: ...ace temperature from exceeding 60 C Provide air circulation in the cabinet such that the PCA side in particular receives sufficient cooling To check the cooling efficiency measure the surface temperatures of the DE Regardless of the ambient temperature this surface temperature must meet the standards listed in Table 3 1 Figure 3 5 shows the temperature measurement point Figure 3 5 Surface temperat...

Page 49: ...not affected by external magnetic fields Damage Do not press the cover of the disk drive Pressing it too hard the cover and the spindle motor contact which may cause damage to the disk drive Static When handling the device disconnect the body ground 500 kΩ or greater Do not touch the printed circuit board but hold it by the edges 6 Handling cautions Please keep the following cautions and handle th...

Page 50: ...rque of the screw strictly M3 0 49N m 5 kgf cm Recommended equipments Contents Model Maker Wrist strap JX 1200 3056 8 SUMITOMO 3M ESD ESD mat SKY 8A Color Seiden Mat Achilles Shock Low shock driver SS 6500 HIOS Place the shock absorbing mat on the operation table and place ESD mat on it Use the Wrist strap Do not hit HDD each other Do not stack when carrying Do not place HDD vertically to avoid fa...

Page 51: ... Connections 3 3 1 Device connector The disk drive has the connectors and terminals listed below for connecting external devices Figure 3 8 shows the locations of these connectors and terminals Figure 3 8 Connector locations Connector setting pins PCA ...

Page 52: ... 89361 144 FCI IMPORTANT For the host interface cable use a ribbon cable A twisted cable or a cable with wires that have become separated from the ribbon may cause crosstalk between signal lines This is because the interface is designed for ribbon cables and not for cables carrying differential signals 3 3 3 Device connection Figure 3 9 shows how to connect the devices Host system DC Power supply ...

Page 53: ... 3 10 shows the pin assignment of the power supply connector CN1 Figure 3 10 Power supply connector pins CN1 3 4 Jumper Settings 3 4 1 Location of setting jumpers Figure 3 11 shows the location of the jumpers to select drive configuration and functions Figure 3 11 Jumper location ...

Page 54: ...n at the factory Figure 3 12 Factory default setting 3 4 3 Master drive slave drive setting Master drive disk drive 0 or slave drive disk drive 1 is selected b Slave drive a Master drive Open Open Short Open A 1 C B D 2 B D 2 A C 1 Figure 3 13 Jumper setting of master or slave drive Note Pins A and C should be open Open ...

Page 55: ...ion using unique interface cables By connecting the CSEL of the master drive to the CSEL Line conducer of the cable and connecting it to ground further the CSEL is set to low level The drive is identified as a master drive At this time the CSEL of the slave drive does not have a conductor Thus since the slave drive is not connected to the CSEL conductor the CSEL is set to high level The drive is i...

Page 56: ...Installation Conditions 3 14 C141 E202 01EN Figure 3 16 Example 2 of Cable Select 3 4 5 Power Up in Standby setting When pin C is grounded the drive does not spin up at power on drive drive ...

Page 57: ...4 3 Circuit Configuration 4 4 Power on Sequence 4 5 Self calibration 4 6 Read write Circuit 4 7 Servo Control This chapter explains basic design concepts of the disk drive Also this chapter explains subassemblies of the disk drive each sequence servo control and electrical circuit blocks ...

Page 58: ...ins disks with an outer diameter of 65 mm and an inner diameter of 20 mm Servo data is recorded on each cylinder total 160 Servo data written at factory is read out by the read head For servo data see Section 4 7 4 2 2 Spindle The spindle consists of a disk stack assembly and spindle motor The disk stack assembly is activated by the direct drive sensor less DC spindle motor which has a speed of 4 ...

Page 59: ... channel RDC The PreAMP consists of the write current switch circuit that flows the write current to the head coil and the voltage amplifier circuit that amplitudes the read output from the head The RDC is the read demodulation circuit using the Modified Extended Partial Response MEEPR and contains the Viterbi detector programmable filter adaptable transversal filter times base generator data sepa...

Page 60: ...4 Controller circuit Major functions are listed below ATA interface control and data transfer control Data buffer management Sector format control Defect management ECC control Error recovery and self diagnosis Figure 4 1 Power Supply Configuration ...

Page 61: ...EN 4 5 MCU HDC RDC 88i5531 Marvell HDC MCU RDC Data Buffer SDRAM Flash ROM FROM SVC TLS2255 Resonator 20MHz R W Pre Amp TLS26B624 Thermistor VCM HEAD SP Motor Media DE PCA ATA Interface Shock Sensor Console Figure 4 2 Circuit Configuration ...

Page 62: ...head assembly is loaded on the disk d The disk drive positions the heads onto the SA area and reads out the system information e The disk drive sets up a requirement for execution of self calibration This collects data for VCM torque and mechanical external forces applied to the actuator and updates the calibrating value f The drive becomes ready The host can issue commands Figure 4 3 Power on ope...

Page 63: ...ory calibration The measured values are stored in the SA cylinder In the self calibration the compensating value is updated using the value in the SA cylinder 2 Compensating open loop gain Torque constant value of the VCM has a dispersion for each drive and varies depending on the cylinder that the head is positioned To realize the high speed seek operation the value that compensates torque consta...

Page 64: ...ommand processing during self calibration This enables the host to execute the command without waiting for a long time even when the disk drive is performing self calibration The command execution wait time is about maximum 72 ms When the error rate of data reading writing or seeking becomes lower than the specified value self calibration is performed to maintain disk drive stability If the disk d...

Page 65: ...ial I O In the event of any abnormalities including a head short circuit or head open circuit the write unsafe signal is generated so that abnormal write does not occur 4 6 2 Write circuit The write data is output from the hard disk controller HDC with the NRZ data format and sent to the encoder circuit in the RDC The NRZ write data is converted to RLL Run Length Limited code data by the encoder c...

Page 66: ...he AGC amplifier output is maintained at a constant level even when the head output fluctuates due to the head characteristics or outer inner head positions 2 Programmable filter circuit The programmable filter circuit has a low pass filter function that eliminates unnecessary high frequency noise component and a high frequency boost up function that equalizes the waveform of the read signal Cut o...

Page 67: ...ing to the survivor path sequence 6 ENDEC This circuit converts the read data into the NRZ data 4 6 4 Digital PLL circuit The drive uses constant density recording to increase total capacity This is different from the conventional method of recording data with a fixed data transfer rate at all data area In the constant density recording method data area is divided into zones by radius and the data...

Page 68: ...he actuator motor is controlled according to the servo data that is written on the data side beforehand 4 7 1 Servo control circuit Figure 4 6 is the block diagram of the servo control circuit The following describes the functions of the blocks Figure 4 6 Block diagram of servo control circuit Head Spindle motor CSR VCM Position Sense VCM current CSR Current Sense Resister VCM Voice Coil Motor 1 M...

Page 69: ...tion value 2 Servo burst capture circuit The servo burst capture circuit reproduces signals position signals that indicate the head position from the servo data on the data surface From the servo area on the data area surface via the data head the burst signal of SERVO A SERVO B SERVO C and SERVO D is output as shown in Figure 4 8 in subsequent to the servo mark gray code that indicates the cylind...

Page 70: ...L FLL circuit that is on a hardware unit controls the sensor less spindle motor 6 Driver circuit The driver circuit is a power amplitude circuit that receives signals from the spindle motor control circuit and feeds currents to the spindle motor 7 VCM current sense resistor CSR This resistor controls current at the power amplifier by converting the VCM current into voltage and feeding back ...

Page 71: ... below 1 Inner guard band This area is located inside the user area and the rotational speed of the VCM can be controlled on this cylinder area for head moving 2 Data area This area is used as the user data area SA area 3 Outer guard band This area is located at outer position of the user data area and the rotational speed of the spindle can be controlled on this cylinder area for head moving ...

Page 72: ... Code W R Recovery Servo Mark Gray Code W R Recovery Servo Mark Gray Code Erase Servo A Erase Servo A Servo B Erase Servo B Erase Servo C Erase Servo C Erase Servo D Erase PAD CYLn 1 CYLn CYLn 1 n even number Diameter direction Circumference Direction Erase DC erase area OGB Data area IGB expand Servo frame 160 servo frames per revolution ...

Page 73: ...frame format 1 Write read recovery This area is used to absorb the write read transient and to stabilize the AGC 2 Servo mark This area generates a timing for demodulating the gray code and position demodulating the servo A to D by detecting the servo mark 3 Gray code including sector address bits This area is used as cylinder address The data in this area is converted into the binary data by the ...

Page 74: ...ant speed d If the head is stopped at the reference cylinder from there Track following control starts 2 Seek operation Upon a data read write request from the host the MPU confirms the necessity of access to the disk If a read write instruction is issued the MPU seeks the desired track The MPU feeds the VCM current via the D A converter and power amplifier to move the head The MPU calculates the ...

Page 75: ...indle motor starts rotating in low speed and generates a counter electromotive force The SVC detects this counter electromotive force and reports to the MPU using a PHASE signal for speed detection e The MPU is waiting for a PHASE signal When no phase signal is sent for a specific period the MPU resets the SVC and starts from the beginning When a PHASE signal is sent the SVC enters the acceleratio...

Page 76: ... k k constant value This makes the flowed current into the motor higher and the rotational speed up When the actual rotational speed is faster than 4 200 rpm the MPU discharges the pump the other way This control charging discharging is performed every 1 revolution ...

Page 77: ...PTER 5 Interface 5 1 Physical Interface 5 2 Logical Interface 5 3 Host Commands 5 4 Command Protocol 5 5 Ultra DMA Feature Set 5 6 Timing This chapter gives details about the interface and the interface commands and timings ...

Page 78: ... DMA REQUEST INTRO INTERRUPT REQUEST DIOW I O WRITE STOP STOP DURING ULTRA DMA DATA BURSTS DA 0 2 DEVICE ADDRESS CS0 CHIP SELECT 0 CS1 CHIP SELECT 1 RESET RESET CSEL CABLE SELECT MSTR Master ENCSEL ENABLE CSEL GND GROUND DIOR I O READ HDMARDY DMA READY DURING ULTRA DMA DATA IN BURSTS HSTROBE DATA STROBE DURING ULTRA DMA DATA OUT BURST 5V DC 5 volt Host IORDY I O READY DDMARDY DMA READY DURING ULTR...

Page 79: ...9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 MSTR PUS KEY RESET DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 GND DMARQ DIOW STOP DIOR HDMRDY HSTROBE IORDY DDMARDY DSTROBE DMACK INTRQ DA1 DA0 CS0 DASP 5 VDC GND B D F 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 MSTR ENCSEL ENCSEL KEY GND DATA8 DATA9 DATA10 DATA11 DATA12 DATA13 DATA14 DATA15 KEY GND GND GND CSEL GND reser...

Page 80: ...ertion of the STOP signal asserted by the host later indicates that the transfer has been suspended DIOR I Read strobe signal from the host to read the device register or data port HDMARDY I Flow control signal for Ultra DMA data In transfer READ DMA command This signal is asserted by the host to inform the device that the host is ready to receive the Ultra DMA data In transfer The host can negate...

Page 81: ...nd a slave device is present This signal is pulled up to 5 V through 10 kΩ resistor at each device IORDY O This signal requests the host system to delay the transfer cycle when the device is not ready to respond to a data transfer request from the host system DDMARDY O Flow control signal for Ultra DMA data Out transfer WRITE DMA command This signal is asserted by the device to inform the host tha...

Page 82: ...nal from the host to the device O indicates output signal from the device to the host I O indicates common output or bi directional signal between the host and the device 5 2 Logical Interface The device can operate for command execution in either address specified mode cylinder head sector CHS or Logical block address LBA mode The IDENTIFY DEVICE information indicates whether the device supports ...

Page 83: ...gh X 1F5 L H H H L Device Head Device Head X 1F6 L H H H H Status Command X 1F7 L L X X X Invalid Invalid Control block registers H L H H L Alternate Status Device Control X 3F6 H L H H H X 3F7 Notes 1 The Data register for read or write operation can be accessed by 16 bit data bus DATA0 to DATA15 2 The registers for read or write operation other than the Data registers can be accessed by 8 bit da...

Page 84: ...tes the status of the command executed by the device The contents of this register are valid when the ERR bit of the Status register is 1 This register contains a diagnostic code after power is turned on a reset or the EXECUTIVE DEVICE DIAGNOSTIC command is executed Status at the completion of command execution other than diagnostic command Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 ICRC UNC ...

Page 85: ... feature to a command For instance it is used with SET FEATURES command to enable or disable caching 4 Sector Count register X 1F2 The Sector Count register indicates the number of sectors of data to be transferred in a read or write operation between the host system and the device When the value in this register is X 00 the sector count is 256 With the EXT system command the sector count is 65536...

Page 86: ...ss At the end of a command the contents of this register are updated to the current cylinder number Under the LBA mode this register indicates LBA bits 15 to 8 Under the LBA mode of the EXT system command LBA bits 39 to 32 are set in the first setting and LBA bits 15 to 8 are set in the second setting 7 Cylinder High register X 1F5 The contents of this register indicates high order 8 bits of the d...

Page 87: ...ode of the EXT command Bit 1 HS1 CHS mode head address 1 2 1 bit 25 for LBA mode Unused under the LBA mode of the EXT command Bit 0 HS0 CHS mode head address 0 2 0 bit 24 for LBA mode Unused under the LBA mode of the EXT command 9 Status register X 1F7 The contents of this register indicate the status of the device The contents of this register are updated at the completion of each command When th...

Page 88: ...riate number of ECC bytes during execution of READ LONG or WRITE LONG command Bit 6 Device Ready DRDY bit This bit indicates that the device is capable to respond to a command The IDD checks its status when it receives a command If an error is detected not ready state the IDD clears this bit to 0 This is cleared to 0 at power on and it is cleared until the rotational speed of the spindle motor rea...

Page 89: ...sary parameters for each command which are written to certain registers before the Command register is written 5 2 3 Control block registers 1 Alternate Status register X 3F6 The Alternate Status register contains the same information as the Status register of the command block register The only difference from the Status register is that a read of this register does not imply Interrupt Acknowledg...

Page 90: ...he DASP handshake Bit 1 nIEN bit enables an interrupt INTRQ signal from the device to the host When this bit is 0 and the device is selected an interruption INTRQ signal can be enabled through a tri state buffer When this bit is 1 or the device is not selected the INTRQ signal is in the high impedance state 5 3 Host Commands The host system issues a command to the device by writing necessary param...

Page 91: ... 0 N N N N D INITIALIZE DEVICE PARAMETERS 1 0 0 1 0 0 0 1 N Y N N Y DOWNLOAD MICROCODE 1 0 0 1 0 0 1 0 Y Y Y N D STANDBY IMMEDIATE 1 1 0 1 0 1 1 0 0 0 1 0 0 0 0 0 N N N N D IDLE IMMEDIATE 1 1 0 1 0 1 1 0 0 0 1 0 0 0 1 1 N N N N D STANDBY 1 1 0 1 0 1 1 0 0 0 1 0 1 1 0 0 N Y N N D IDLE 1 1 0 1 0 1 1 0 0 0 1 0 1 1 1 1 N Y N N D CHECK POWER MODE 1 1 0 1 0 1 1 0 1 0 0 1 0 0 0 1 N N N N D SLEEP 1 1 0 1 ...

Page 92: ...1 1 0 1 0 0 N N N N D SECURITY FREEZE LOCK 1 1 1 1 0 1 0 1 N N N N D SECURITY DISABLE PASSWORD 1 1 1 1 0 1 1 0 N N N N D READ NATIVE MAX ADDRESS 1 1 1 1 1 0 0 0 N N N N D SET MAX 1 1 1 1 1 0 0 1 Y Y Y Y Y READ SECTOR S EXT O 0 0 1 0 0 1 0 0 N Y Y Y D READ DMA EXT O 0 0 1 0 0 1 0 1 N Y Y Y D READ NATIVE MAX ADDRESS EXT O 1 1 1 1 1 0 0 0 N N N N D READ MULTIPLE EXT O 0 0 1 0 1 0 0 1 N Y Y Y D READ L...

Page 93: ...y 0 With retry Y Necessary to set parameters Y Necessary to set parameters under the LBA mode N Not necessary to set parameters The parameter is ignored if it is set N May set parameters D The device parameter is valid and the head parameter is ignored O Option customizing D The command is addressed to the master device but both the master device and the slave device execute it X Do not care ...

Page 94: ...1F4H CL Start cylinder address LSB LBA 1F3H SN Start sector No LBA LSB 1F2H SC Transfer sector count 1F1H FR xx At command completion I O registers contents to be read Bit 7 6 5 4 3 2 1 0 1F7H ST Status information 1F6H DH x L x DV Head No LBA MSB 1F5H CH End cylinder address MSB LBA 1F4H CL End cylinder address LSB LBA 1F3H SN End sector No LBA LSB 1F2H SC X 00 1F1H ER Error information CM Comman...

Page 95: ...ter and all bits of the CH CL and SN registers indicate the LBA bits bits of the DH register are the MSB most significant bit and bits of the SN register are the LSB least significant bit 2 At error occurrence the SC register indicates the remaining sector count of data transfer 3 In the table indicating I O registers contents in this subsection bit indication is omitted ...

Page 96: ...e Status register clears the BSY bit and generates an interrupt This command can be issued in the LBA mode At command issuance I O registers setting contents 1F7H CM 0 0 0 1 x x x x 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER ...

Page 97: ...tting The DRQ bit of the Status register is always set prior to the data transfer regardless of an error condition Upon the completion of the command execution command block registers contain the cylinder head and sector addresses in the CHS mode or logical block address in the LBA mode of the last sector read If an unrecoverable error occurs in a sector the read operation is terminated at the sec...

Page 98: ...ormation 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 1 Error information 1 If the command is terminated due to an error the remaining number of sectors of which data was not transferred is set in this register ...

Page 99: ...upports only single sector operation Number of ECC bytes to be transferred is fixed to 4 bytes and cannot be changed by the SET FEATURES command At command issuance I O registers setting contents 1F7H CM 0 0 1 0 0 0 1 R 1F6H DH x L x DV Head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Cylinder No MSB LBA Cylinder No LSB LBA Sector No LBA LSB 01 xx R Retry At command completion I O registers...

Page 100: ...ting to the target sector retries are attempted irrespectively of the R bit setting The data stored in the buffer and CRC code and ECC bytes are written to the data field of the corresponding sector s Upon the completion of the command execution the command block registers contain the cylinder head and sector addresses of the last sector written If an error occurs during multiple sector write oper...

Page 101: ...ormation 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 1 Error information 1 If the command is terminated due to an error the remaining number of sectors of which data was not transferred is set in this register ...

Page 102: ...conditions READ LONG issued WRITE LONG Same address issues sequence After READ LONG is issued WRITE LONG can be issued consecutively If above condition is not satisfied the WRITE LONG Data becomes the Uncorrectable error for subsequence READ command At command issuance I O registers setting contents 1F7H CM 0 0 1 1 0 0 1 R 1F6H DH x L x DV Head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Cy...

Page 103: ...t command issuance I O registers setting contents 1F7H CM 0 0 1 1 1 1 0 0 1F6H DH x L x DV StartheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Start cylinder No MSB LBA Start cylinder No LSB LBA Start sector No LBA LSB Transfer sector count xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H S...

Page 104: ...ddresses in the CHS mode or the logical block address in the LBA mode of the sector where the error occurred The Sector Count register indicates the number of sectors that have not been verified At command issuance I O registers setting contents 1F7H CM 0 1 0 0 0 0 0 R 1F6H DH x L x DV StartheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Start cylinder No MSB LBA Start cylinder No LSB LBA S...

Page 105: ... to the cylinder and head position in which the sector is specified with the logical block address At command issuance I O registers setting contents 1F7H CM 0 1 1 1 x x x x 1F6H DH x L x DV Head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR Cylinder No MSB LBA Cylinder No LSB LBA Sector No LBA LSB xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H D...

Page 106: ...1 does not generate an interrupt A diagnostic status of the device 0 is read by the host system When a diagnostic failure of the device 1 is detected the host system can read a status of the device 1 by setting the DV bit selecting the device 1 When device 1 is not present The device 0 posts only the results of its own self diagnosis The device 0 clears the BSY bit of the Status register and gener...

Page 107: ...d issuance I O registers setting contents 1F7H CM 1 0 0 1 0 0 0 0 1F6H DH x x x DV Head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV Head No LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx 01H 01H Diagnostic code ...

Page 108: ... 00 is specified this command terminates normally The parameters set by this command are retained even after reset or power save operation regardless of the setting of disabling the reverting to default setting The device ignores the L bit specification and operates with only CHS mode specification At command issuance I O registers setting contents 1F7H CM 1 0 0 1 0 0 0 1 1F6H DH x x x DV Max head...

Page 109: ... XX 1F2h SC XX 1F1h ER Error information This command rewrites the microcode of the device firmware When this command is accepted the device does beginning the data transfer of the microcode or the microcode rewriting according to Subcommand code Rewriting is also possible simultaneously with the data transfer Refer to Table 5 5 In the data transfer of Subcommand code 01h transfer by which data is...

Page 110: ...f microcode Transfer example 1 1 CMD 92h SN SC 0100h FR 0lh 2 CMD 92h SN SC 0100h FR 0lh 3 CMD 92h SN SC 0100h FR 0lh 4 CMD 92h SN SC 0000h FR 07h Transfer of 127 KB from the first Transfer from 128 to 255 KB Transfer from 256 to 383 KB Firmware rewriting execution Transfer example 2 1 CMD 92h SN SC 0300h FR 0lh 2 CMD 92h SN SC 0000h FR 07h Transfer of 384 KB Firmware rewriting execution Transfer ...

Page 111: ... BSY bit and generates an interrupt This command does not support the APS timer function At command issuance I O registers setting contents 1F7H CM X 94 or X E0 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error inf...

Page 112: ...t and generates an interrupt This command does not support the APS timer function At command issuance I O registers setting contents 1F7H CM X 95 or X E1 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error informatio...

Page 113: ...s waiting Host Command If the device has not received any command during specified period then the device enters standby mode automatically Under the standby mode the spindle motor is stopped Thus when the command involving a seek such as READ SECTOR s command is received the device processes the command after driving the spindle motor At command issuance I O registers setting contents 1F7H CM X 9...

Page 114: ... device to change to the standby mode automatically after specified period When the device enters the state which is waiting Host Command the timer starts countdown If any command is not issued while the timer is counting down the device automatically enters the standby mode If any command is issued while the timer is counting down the timer is initialized and the command is executed The timer res...

Page 115: ...Host Commands C141 E202 01EN 5 39 At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error information ...

Page 116: ...hat the device clears the BSY bit and generates an interrupt Power save mode Sector Count register During moving to Standby mode Standby mode X 00 Idle mode X FF Active mode X FF At command issuance I O registers setting contents 1F7H CM X 98 or X E5 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status inf...

Page 117: ...d the sleep mode In the sleep mode the spindle motor is stopped and the ATA interface section is inactive All I O register outputs are in high impedance state The only way to release the device from sleep mode is to execute a software or hardware reset At command issuance I O registers setting contents 1F7H CM X 99 or X E6 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx ...

Page 118: ...Fh in the CL register and C2h in the CH register If the key values are incorrect the Aborted Command error is issued If the failure prediction function is disabled the device returns the Aborted Command error to subcommands other than those of the SMART Enable Operations with the FR register set to D8h If the failure prediction function is enabled the device collects and updates data on specific i...

Page 119: ...than 15 minutes has elapsed since the last time that attributes were saved then the attributes are saved However if the automatic attribute save function is disabled the attributes are not saved Upon receiving this subcommand a device asserts BSY enables or disables the automatic attribute save function and clears BSY X D3 SMART SAVE ATTRIBUTE VALUES When the device receives this subcommand it ass...

Page 120: ...ice which receives this sub command asserts the BSY bit and when it has prepared to receive data from the host computer it sets DRQ and clears the BSY bit Next it receives data from the host computer and writes the specified log sector in the SN register SN SC Log sector 09h 01h SMART selective self test log 80h 9Fh 01h 10h Host vendor log The host can write any desired data in the host vendor log...

Page 121: ... This setting is preserved whether the drive s power is switched on or off If 24 hours have passed since the power was switched on or since the last time that off line data were collected off line data collection is performed without relation to any command from the host computer The host must regularly issue the SMART READ DATA subcommand FR register D0h SMART SAVE ATTRIBUTE VALUES subcommand FR ...

Page 122: ...N 1F2H SC 1F1H ER Key failure prediction status C2h 2Ch Key failure prediction status 4Fh F4h xx xx Error information The attribute value information is 512 byte data the format of this data is shown the following Table 5 8 The host can access this data using the SMART READ DATE subcommand FR register D0h The insurance failure threshold value data is 512 byte data the format of this data is shown ...

Page 123: ...erved 16F Off line data collection capability 170 171 Trouble prediction capability flag 172 Error logging capability 173 Self test error detection point 174 Simple self test Quick Test execution time min 175 Comprehensive self test Comprehensive Test execution time min 176 Conveyance self test execution time min 177 to 181 Reserved 182 to 1FE Vendor unique 1FF Check sum Table 5 9 Format of insura...

Page 124: ...D The attribute ID is defined as follows Attribute ID Attribute name 0 Indicates unused attribute data 1 Read Error Rate 2 Throughput Performance 3 Spin Up Time 4 Start Stop Count 5 Reallocated Sector Count 7 Seek Error Rate 8 Seek Time Performance 9 Power On Hours Count 10 Spin Retry Count 12 Drive Power Cycle Count 192 Emergency Retract Cycle Count 193 Load Unload Cycle Count 194 HDA Temperature...

Page 125: ...ed saved even if the drive fault prediction function is disabled 6 to 15 Reserve bit Current attribute value It indicates the normalized value of the original attribute value The value deviates in a range of 01h to 64h range of 01h to C8h for the ultra ATA CRC error rate It indicates that the closer the value is to 01h the higher the possibility of a failure The host compares the attribute value w...

Page 126: ...cution status Table 5 11 Self test execution status Bit Meaning 0 to 3 Remainder of the self test is indicated as a percentage in a range of 0h to 9h corresponding to 0 to 90 4 to 7 Self test execution status 0h Self test has ended successfully or self test has not been executed 1h Self test is suspended by the host 2h Self test is interrupted by a soft hard reset from the host 3h Self test cannot...

Page 127: ...d when a new command is received 3 If this bit is 1 it indicates that the SMART Off line Read Scanning Technology is supported 4 If this bit is 1 it indicates that the SMART Self test function is supported 5 If this bit is 1 it indicates that the SMART Conveyance Self test is supported 6 If this bit is 1 it indicates that the SMART Selective Self test is supported 7 Reserved bits Failure predictio...

Page 128: ...eshold The limit of a varying attribute value The host compares the attribute values with the thresholds to identify a failure Table 5 15 Log Directory Data Format Byte Item 00 01 SMART Logging Version 02 Number of sectors of Address 01h 03 04 05 0B Reserved Number of sectors of Address 02h Reserved 0C Number of sectors of Address 06h 0D 11 Reserved 12 Number of sectors of Address 09h 13 FF Reserv...

Page 129: ... Summary Error Log see Table 5 16 and the SMART Comprehensive Error Log see Table 5 17 and saves the information on media The host issues the SMART Read Log Sector sub command FR register D5h SN register 01h SC register 01h and can read the SMART Summary Error Log The host issues the SMART Read Log Sector sub command FR register D5h SN register 02h SC register 33h and can read the SMART Comprehens...

Page 130: ... value 38 Drive Head register value 39 Command register value 3A to 3D Fifth Command data structure Elapsed time after the power on sequence unit ms 3E Reserved 3F Error register value 40 Sector Count register value 41 Sector Number register value 42 Cylinder Low register value 43 Cylinder High register value 44 Drive Head register value 45 Status register value 46 to 58 Vendor unique 59 State 5A ...

Page 131: ...lowing table Bits 4 to 7 Vendor unique Status Meaning 0 Unclear status 1 Sleep status 2 Standby status 3 Active status BSY bit 0 4 Off line data collection being executed 5 to F Reserved Table 5 17 Data format of SMART Comprehensive Error Log Byte First sector Next sector 00h SMART Error Logging 01h Reserved 01h Index Pointer Latest Error Data Structure Reserved 02h 5Bh 1st Error Log Data Structur...

Page 132: ...Self test log 1 Self test number SN Register Value 03 Self test execution status 04 05 Life time Total power on time hours 06 Self test error No 07 to 0A Error LBA 0B to 19 Vendor unique 1A to 1F9 Self test log 2 to 21 Each log data format is the same as that in byte 02 to 19 1FA 1FB Vendor unique 1FC Self test index 1FD 1FE Reserved 1FF Check sum Self test number Indicates the type of self test e...

Page 133: ...1F3h Current LBA under test 00h 00h 1F4h 1F5h Current Span under test 00h 00h 1F6h 1F7h Feature Flags 00h 00h 1F8h Offline Execution Flag 00h 1F9h Selective Offline Scan Number 00h 1FAh 1FBh Vender Unique Reserved 00h 00h 1FCh 1FDh Selective Self test pending time min 00h 00h 1FEh 1FFh Check sum 00h FFh Test Span Selective self test log provides for the definition of up to five test spans If the s...

Page 134: ... selective test is pending 4 When set to one off line scan after selective test is active 5 15 Reserved Bit l shall be written by the host and returned unmodified by the device Bit 3 4 shall be written as zeros by the host and the device shall modify them as the test progress Selective Self test pending time min The selective self test pending time is the time in minutes from power on to the resum...

Page 135: ...an aborted error is posted FR values Command C0h DEVICE CONFIGURATION RESTORE C1h DEVICE CONFIGURATION FREEZE C2h DEVICE CONFIGURATION IDENTIFY C3h DEVICE CONFIGURATION SET 00h BFh C4h FFh Reserved At command issuance I O register contents 1F7h CM 1 0 1 1 0 0 0 1 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h FR xx xx xx xx C0h C1h C2h C3h At command completion I O register contents 1F7h...

Page 136: ...e power up an aborted error is posted DEVICE CONFIGURATION IDENTIFY FR C2h The DEVICE CONFIGURATION IDENTIFY command returns a 512 byte data structure is shown in Table 5 21 The content of this data structure indicates the selectable commands modes and feature sets that the device is capable of supporting If a DEVICE CONFIGURATION SET command has been issued reducing the capabilities the response ...

Page 137: ...the Automatic Acoustic Management function is assumed to be a unsupport Automatic Acoustic Management is prohibited beforehand by SET FEATURES command FR C2h If a DEVICE CONFIGURATION SET command has already modified the original settings as reported by a DEVICE CONFIGURATION IDENTIFY command if DEVICE CONFIGURATION FREEZE LOCK is set if any of the bit modification restrictions described are viola...

Page 138: ...0 1 Ultra DMA mode 0 is supported 3 6 Maximum LBA address Reflected in IDENTIFY information WORD60 61 WORD100 103 7 X 00CF X 01CF Command set feature set supported Reflected in IDENTIFY information WORD82 87 Bit 15 9 Reserved Bit 8 1 48 bit Addressing feature set supported Bit 7 1 Host Protected Area feature set supported Bit 6 1 Automatic acoustic management supported Bit 5 1 READ WRITE DMA QUEUE...

Page 139: ...PLE command If the number of requested sectors is not divided evenly having the same number of sectors block count as many full blocks as possible are transferred then a final partial block is transferred The number of sectors in the partial block to be transferred is n where n remainder of number of sectors block count If the READ MULTIPLE command is issued before the SET MULTIPLE MODE command is...

Page 140: ...tart sector No LBA LSB Transfer sector count xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 1 Error information 1 If the command is terminated due to an error the remaining number of sectors for which data was not...

Page 141: ...IPLE command is issued before the SET MULTIPLE MODE command is executed or when WRITE MULTIPLE command is disabled the device rejects the WRITE MULTIPLE command with an ABORTED COMMAND error Disk errors encountered during execution of the WRITE MULTIPLE command are posted after attempting to write the block or the partial block that was transferred Write operation ends at the sector where the erro...

Page 142: ...nd completion I O registers contents to be read 1F7H ST Status information 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 Error information ...

Page 143: ...alue is stored for all subsequent READ MULTIPLE and WRITE MULTIPLE commands Execution of these commands is then enabled If the value of the Sector Count register is not a supported block count an ABORTED COMMAND error is posted and the READ MULTIPLE and WRITE MULTIPLE commands are disabled If the contents of the Sector Count register is 0 when the SET MULTIPLE MODE command is issued the READ MULTI...

Page 144: ...e 5 68 C141 E202 01EN At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx Sector count block Error information ...

Page 145: ...rupt using the INTRQ signal and posts a status to the host system The format of the error information is the same as the READ SECTOR S command In LBA mode The logical block address is specified using the start head No start cylinder No and first sector No fields At command completion the logical block address of the last sector and remaining number of sectors of which data was not transferred like...

Page 146: ...tion 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 1 Error information 1 If the command is terminated due to an error the remaining number of sectors of which data was not transferred is set in this register ...

Page 147: ...such as an unrecoverable medium error that the command execution cannot be continued is detected the data transfer is stopped without transferring data of sectors after the erred sector The device generates an interrupt using the INTRQ signal and posts a status to the host system The format of the error information is the same as the WRITE SECTOR S command A host system can select the following tr...

Page 148: ...tion 1F6H DH x L x DV EndheadNo LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER End cylinder No MSB LBA End cylinder No LSB LBA End sector No LBA LSB 00 1 Error information 1 If the command is terminated due to an error the remaining number of sectors of which data was not transferred is set in this register ...

Page 149: ...ice sets the DRQ bit of Status register clears the BSY bit and generates an interrupt After that the host system can read up to 512 bytes of data from the buffer At command issuance I O registers setting contents 1F7H CM 1 1 1 0 0 1 0 0 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H ...

Page 150: ... non recoverable error has occurred while the data is being read the error generation address is put into the command block register before ending the command This error sector is deleted from the write cache data and the remaining cache data is written into the medium by the execution of the next Flush Cache command At command issuance I O register contents 1F7h CM 1 1 1 0 0 1 1 1 1F6h DH x x x D...

Page 151: ...and clears the BSY bit when the device is ready to receive the data After that 512 bytes of data is transferred from the host and the device writes the data to the buffer then generates an interrupt At command issuance I O registers setting contents 1F7H CM 1 1 1 0 1 0 0 0 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be ...

Page 152: ...the BSY bit to zero and generates an interrupt After that the host system reads the information out of the sector buffer Table 5 22 shows the values of the parameter words and the meaning in the buffer At command issuance I O registers setting contents 1F7H CM 1 1 1 0 1 1 0 0 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to ...

Page 153: ...he same way as the Identify Device command At command issuance I O registers setting contents 1F7H CM 1 1 1 0 1 1 1 0 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER xx xx xx xx Error information ...

Page 154: ...I code 8 characters left 27 46 Set by a device Model name ASCII code 40 characters left 47 X 8010 Maximum number of sectors per interrupt on READ WRITE MULTIPLE command 48 X 0000 Reserved 49 X 2B00 Capabilities 4 50 X 400x Capabilities 5 51 X 0200 PIO data transfer mode 6 52 X 0200 Reserved 53 X 0007 Enable disable setting of words 54 58 and 64 70 88 7 54 Variable Number of current Cylinders 55 Va...

Page 155: ...of command sets function 16 87 17 Default of command sets function 17 88 X xx3F Ultra DMA transfer mode 18 89 Set by a device Security Erase Unit execution time 1 LSB 2 min 19 90 X 0000 Enhanced Security Erase Unit execution time 1 LSB 2 min 91 Variable Advance power management level 92 Variable Master password revision 93 20 Hardware configuration 20 94 Variable Acoustic Management level 21 95 99...

Page 156: ...Ch The device requires the SET FEATURES sub command after the power on sequence in order to spin up The Identify information is incomplete 8C73h The device requires the SET FEATURES sub command after the power on sequence in order to spin up The Identify information is incomplete C837h The device requires the SET FEATURES sub command after the power on sequence in order to spin up The Identify inf...

Page 157: ... 70 Bit 0 1 Enable the word 54 58 8 Word 59 Transfer sector count currently set by READ WRITE MULTIPLE command Bit 15 9 Reserved Bit 8 1 Enable the multiple sector transfer Bit 7 0 Transfer sector count currently set by READ WRITE MULTIPLE command without interrupt supports 2 4 8 and 16 sectors 9 Word 63 Multiword DMA transfer mode Bit 15 11 Reserved Bit 10 1 multiword DMA mode 2 is selected Bit 9...

Page 158: ...OP command Bit 13 1 Supports the READ BUFFER command Bit 12 1 Supports the WRITE BUFFER command Bit 11 Undefined Bit 10 1 Supports the Host Protected Area feature set Bit 9 1 Supports the DEVICE RESET command Bit 8 1 Supports the SERVICE interrupt Bit 7 1 Supports the release interrupt Bit 6 1 Supports the read cache function Bit 5 1 Supports the write cache function Bit 4 1 Supports the PACKET co...

Page 159: ... Bit 6 1 When the power is turned on spin is started by the SET FEATURES sub command Bit 5 1 Supports the Power Up In Standby set Bit 4 1 Supports the Removable Media Status Notification feature set Bit 3 1 Supports the Advanced Power Management feature set Bit 2 1 Supports the CFA Compact Flash Association feature set Bit 1 1 Supports the READ WRITE DMA QUEUED command Bit 0 1 Supports the DOWNLOA...

Page 160: ...Enables the write cache function Bit 4 1 Enables the P PACKET command set Bit 3 1 Supports the Power Management function Bit 2 1 Supports the Removable Media function Bit 1 1 From the SECURITY SET PASSWORD command Bit 0 1 From the SMART ENABLE OPERATION command 16 WORD 86 Bits 15 Reserved Bit 13 10 Same definition as WORD 83 Bit 9 1 Enables the Automatic Acoustic Management function From the SET F...

Page 161: ... 1 Mode 0 is selected Bit 7 0 Supportable Ultra DMA transfer mode Bit 5 1 Supports the Mode 5 Bit 4 1 Supports the Mode 4 Bit 3 1 Supports the Mode 3 Bit 2 1 Supports the Mode 2 Bit 1 1 Supports the Mode 1 Bit 0 1 Supports the Mode 0 19 WORD 89 MHU2100AT X 32 100 minutes 20 WORD 93 Bits 15 0 Bit 14 1 Bit 13 1 CBLID is a higher level than VIH 80 conductor cable 0 CBLID is a lower level than VIL 40 ...

Page 162: ...1 Device 0 assertion of PDIAG was detected Bit 3 1 Device 0 an error was not detected in the self diagnosis Bit 2 1 Method for deciding the device No of Device 0 00 Reserved 01 Using a jumper 10 Using the CSEL signal 11 Other method Bit 0 1 In the case of device 0 21 WORD 94 Bit 15 8 X FE Recommended acoustic management value Bit 7 0 X XX Current set value FE C0 Performance mode BF 80 Acoustic mod...

Page 163: ...8 Bit 15 9 Reserved Bit 8 Security level 0 High 1 Maximum Bit 7 6 Reserved Bit 5 1 Enhanced security erase supported Bit 4 1 Security counter expired Bit 3 1 Security frozen Bit 2 1 Security locked Bit 1 1 Security enabled Bit 0 1 Security supported ...

Page 164: ...ache function X 03 Set the data transfer mode 1 X 05 Enables the advanced power management function 2 X 42 Enables the Acoustic management function 3 X 55 Disables read cache function X 66 Disables the reverting to power on default settings after software reset 1 X 82 Disables the write cache function X 85 Set the advanced power management mode to Mode 0 X AA Enables the read cache function X BB S...

Page 165: ...de The host sets X 03 to the Features register By issuing this command with setting a value to the Sector Count register the transfer mode can be selected Upper 5 bits of the Sector Count register defines the transfer type and lower 3 bits specifies the binary mode value The IDD supports following values in the Sector Count register value If other value than below is specified an ABORTED COMMAND e...

Page 166: ... the drive does not receive any commands for a specific time The sequence in which the power management level shifts is from Active Idle to Low Power Idle to Standby The Mode 2 level requires the longest shifting time depending on the APM level settings The settings of the APM level revert to their default values Mode 1 when power on or a hardware reset occurs for the drive APM Level Sector Count ...

Page 167: ...ting is preserved by the drive across power on hardware and software resets AAM Level Sector Count Register Performance mode Fast Seek Acoustic mode Slow Seek Abort Non Operate C0h FEh 80h BFh 01h 7Fh 00h FFh High speed seek to which gives priority to the performance operates as for Performance mode and low speed seek by which the seek sound is suppressed operates as for Acoustic mode Setting the ...

Page 168: ...rd 32 bytes 17 Master password version number 18 to 255 Reserved Table 5 25 Relationship between combination of Identifier and Security level and operation of the lock function Identifier Level Description User High The specified password is saved as a new user password The lock function is enabled after the device is turned off and then on LOCKED MODE can be canceled using the user password or th...

Page 169: ...r contents 1F7h CM 1 1 1 1 0 0 0 1 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h FR xx xx xx xx xx At command completion I O register contents 1F7h ST Status information 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h ER xx xx xx xx Error information ...

Page 170: ...ser password is selected The password is compared with the user password already set If the passwords are the same LOCKED MODE is canceled Otherwise the Aborted Command error is returned If the password comparison fails the device decrements the UNLOCK counter The UNLOCK counter initially has a value of five When the value of the UNLOCK counter reaches zero this command or the SECURITY ERASE UNIT ...

Page 171: ...5 3 Host Commands C141 E202 01EN 5 95 At command completion I O register contents 1F7h ST Status information 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h ER xx xx xx xx Error information ...

Page 172: ...ata from being erased unnecessarily by the SECURITY ERASE UNIT command Issuing this command during FROZEN MODE returns the Aborted Command error At command issuance I O register contents 1F7h CM 1 1 1 1 0 0 1 1 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h FR xx xx xx xx xx At command completion I O register contents 1F7h ST Status information 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN...

Page 173: ...e same Although this command invalidates the user password the master password is retained To recover the master password issue the SECURITY SET PASSWORD command and reset the user password If the SECURITY ERASE PREPARE command is not issued immediately before this command is issued the Aborted Command error is returned Issuing this command while in FROZEN MODE returns the Aborted Command error At...

Page 174: ...s resented If this command is reissued in FROZEN MODE the command is completed and FROZEN MODE remains unchanged Issuing this command during LOCKED MODE returns the Aborted Command error The following medium access commands return the Aborted Command error when the device is in LOCKED MODE EREAD SECTORS EXT EREAD LONG WRITE SECTORS EXT WRITE LONG WRITE VERIFY READ VERIFY SECTORS EXT READ MULTIPLE ...

Page 175: ...r contents 1F7h CM 1 1 1 1 0 1 0 1 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h FR xx xx xx xx xx At command completion I O register contents 1F7h ST Status information 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h ER xx xx xx xx Error information ...

Page 176: ...sword issue the SECURITY SET PASSWORD command and reset the user password If the user password or master password transferred from the host does not match the Aborted Command error is returned Issuing this command while in LOCKED MODE or FROZEN MODE returns the Aborted Command error The section about the SECURITY FREEZE LOCK command describes LOCKED MODE and FROZEN MODE Table 5 26 Contents of secu...

Page 177: ...5 3 Host Commands C141 E202 01EN 5 101 At command completion I O register contents 1F7h ST Status information 1F6h DH x x x DV xx 1F5h CH 1F4h CL 1F3h SN 1F2h SC 1F1h ER xx xx xx xx Error information ...

Page 178: ... DH CH CL and SN registers Then it clears BSY and generates an interrupt At command issuance I O registers setting contents 1F7H CM 1 1 1 1 1 0 0 0 1F6H DH x L x DV xx 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H FR xx xx xx xx xx At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH x x x DV Max head LBA MSB 1F5H CH 1F4H CL 1F3H SN 1F2H SC 1F1H ER Max cylinder MSB Max...

Page 179: ... address space an ID Not Found error will result When SC register bit 0 VV Value Volatile is 1 the value set by this command is held even after power on and the occurrence of a hard reset When the VV bit is 0 the value set by this command becomes invalid when the power is turned on or a hard reset occurs and the maximum address returns to the value most lately set when VV bit 1 The value by VV bit...

Page 180: ...LSB Max LBA 1F3H SN Max sector Max LBA LSB 1F2H SC xx 1F1H ER Error information SET MAX SET PASSWORD FR 01h This command requests a transfer of 1 sector of data from the host and defines the contents of SET MAX password The password is retained by the device until the next power cycle The READ NATIVE MAX ADDRESS command is not executed just before this command The command is the SET MAX ADDRESS co...

Page 181: ...d sets the device into SET_MAX_LOCK state After this command is completed any other SET MAX commands except SET MAX UNLOCK and SET MAX FREEZE LOCK commands are rejected And the device returns command aborted The device remains in the SET MAX LOCK state until a power cycle or the acceptance of SET MAX UNLOCK or SET MAX FREEZE LOCK command The READ NATIVE MAX ADDRESS command is not executed just bef...

Page 182: ...f data transferred shall be compared with the stored password If the password compare fails the device returns command aborted and decrements the Unlock counter and remains in the Set Max Lock state On the acceptance of the SET MAX LOCK command the Unlock counter is set to a value of five When this counter reaches zero then SET MAX UNLOCK command returns command aborted until a power cycle If the ...

Page 183: ...EEZE LOCK command sets the device to SET_MAX_Frozen state After the device made a transition to the Set Max Freeze Lock state the following SET MAX commands are rejected then the device returns command aborted SET MAX ADDRESS SET MAX SET PASSWORD SET MAX LOCK SET MAX UNLOCK If the Device is in the SET_MAX_UNLOCK state with the SET MAX FREEZE LOCK command then the device returns command aborted The...

Page 184: ...g contents 1F7H CM 1 1 1 1 1 0 0 1 1F6H DH x x x DV xx 1F5H CH 1F4H CL 1F3H SN xx xx xx 1F2H SC xx 1F1H FR 04 At command completion I O registers contents to be read 1F7H ST Status information 1F6H DH 1F5H CH 1F4H CL 1F3H SN 1F2H SC xx xx xx xx xx 1F1H ER Error information ...

Page 185: ...d At command issuance I O registers setting contents 1F7h CM 0 0 1 0 0 1 0 0 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1...

Page 186: ...d issuance I O registers setting contents 1F7h CM 0 0 1 0 0 1 0 1 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1F6h DH 1 L ...

Page 187: ... issuance I O registers setting contents 1F7h CM 0 0 1 0 0 1 1 1 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C xx xx xx xx xx xx xx xx xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1F6h DH 1 L 1 DV xx 1F5h CH 1 1F5h CH 0 1F4h CL 1 1F4h CL 0 1F3h SN 1 1F3h SN 0 1...

Page 188: ... command issuance I O registers setting contents 1F7h CM 0 0 1 0 1 0 0 1 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1F6h ...

Page 189: ...BSY protocols related to the transfer of data see Section 5 4 1 When command is issued I O register setting values 1F7H CM 0 0 1 0 1 1 1 1 1F6H DH x x x DV xx 1F5H CH P 1F5H CH C 1F4H CL P 1F4H CL C 1F3H SN P 1F3H SN C 1F2H SC P 1F2H SC C 1F1H FR P 1F1H FR C xx xx Sector offset 15 8 Sector offset 7 0 xx Log address Sector count 15 8 Sector count 7 0 xx xx C Current P Previous When command is compl...

Page 190: ... to the data transfer Sector count Number of sectors to be read from the specified log If the device does not support this command the device shall return the Command Aborted error If the Log address value the Sector count value or the Sector offset value is invalid the device shall return the Command Aborted error ...

Page 191: ...and At command issuance I O registers setting contents 1F7h CM 0 0 1 1 0 1 0 0 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information...

Page 192: ...nd issuance I O registers setting contents 1F7h CM 0 0 1 1 0 1 0 1 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1F6h DH 1 L...

Page 193: ...e If the VV bit is 1 the highest address value is defined as the last value specified If the VV bit is not set to 1 the highest address is the default value After a power on reset is performed a host can issue the SET MAX ADDRESS EXT command only once if the VV bit is 1 If the SET MAX ADDRESS EXT command is issued twice or more an ID Not Found error occurs When the SET MAX ADDRESS EXT command is e...

Page 194: ...A 15 8 SET MAX LBA 31 24 SET MAX LBA 7 0 1F2h SC P xx 1F2h SC C xx VV 1F1h FR P 1F1h FR C xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1F6h DH 1 L 1 DV xx 1F5h CH 1 1F5h CH 0 1F4h CL 1 1F4h CL 0 1F3h SN 1 1F3h SN 0 1F2h SC 1 1F2h SC 0 1F1h ER SET MAX LBA 47 40 SET MAX LBA 23 16 SET MAX LBA 39 32 SET MAX LBA 15 8 SET MAX LBA 31 24 SET...

Page 195: ...and At command issuance I O registers setting contents 1F7h CM 0 0 1 1 1 0 0 1 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information...

Page 196: ... the DRQ INTRQ and BSY protocols related to the transfer of data see Section 5 4 1 When command is issued I O register setting values 1F7H CM 0 0 1 1 1 1 1 1 1F6H DH x x x DV xx 1F5H CH P 1F5H CH C 1F4H CL P 1F4H CL C 1F3H SN P 1F3H SN C 1F2H SC P 1F2H SC C 1F1H FR P 1F1H FR C xx xx Sector offset 15 8 Sector offset 7 0 xx Log address Sector count 15 8 Sector count 7 0 xx xx C Current P Previous Wh...

Page 197: ...bject to the data transfer Sector count Number of sectors to be written to the specified log If the device does not support this command the device shall return the Command Aborted error If the Log address value the Sector count value or the Sector offset value is invalid the device shall return the Command Aborted error ...

Page 198: ... command At command issuance I O registers setting contents 1F7h CM 0 1 0 0 0 0 1 0 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C LBA 47 40 LBA 23 16 LBA 39 32 LBA 15 8 LBA 31 24 LBA 7 0 Sector count 15 8 Sector count 7 0 xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status inform...

Page 199: ...mand issuance I O registers setting contents 1F7h CM 1 1 1 0 1 0 1 0 1F6h DH 1 L 1 DV xx 1F5h CH P 1F5h CH C 1F4h CL P 1F4h CL C 1F3h SN P 1F3h SN C 1F2h SC P 1F2h SC C 1F1h FR P 1F1h FR C xx xx xx xx xx xx xx xx xx xx C Current P Previous At command completion I O registers contents to be read 1F7h ST Status information 1F6h DH 1 L 1 DV xx 1F5h CH 1 1F5h CH 0 1F4h CL 1 1F4h CL 0 1F3h SN 1 1F3h SN...

Page 200: ...CE PARAMETERS V V V V DOWNLOAD MICROCODE V V V V STANDBY IMMEDIATE V V V V IDLE IMMEDIATE V V V V STANDBY V V V V IDLE V V V V CHECK POWER MODE V V V V SLEEP V V V V SMART V V V V V DEVICE CONFIGURATION V V V V READ MULTIPLE V V V V V V WRITE MULTIPLE V V V V V SET MULTIPLE MODE V V V V READ DMA V 2 V V V V V V WRITE DMA V 2 V V V V V READ BUFFER V V V V FLUSH CACHE V V V V V WRITE BUFFER V V V V ...

Page 201: ...AD NATIVE MAX ADDRESS EXT O V V V V READ MULTIPLE EXT O V V V V V V READ LOG EXT O V V V V V V WRITE SECTOR S EXT O V V V V V WRITE DMA EXT O V 2 V V V V V SET MAX ADDRESS EXT O V V V V V WRITE MULTIPLE EXT O V V V V V WRITE LOG EXT O V V V V V READ VERIFY SECTOR S EXT O V V V V V V FLUSH CACHE EXT O V V V V V INVALID COMMAND V V V V V Valid on this command 1 See the command descriptions 2 Valid o...

Page 202: ...TION IDENTIFY READ BUFFER IDENTIFY DEVICE READ LOG EXT The execution of these commands includes the transfer one or more sectors of data from the device to the host In the READ LONG command 516 bytes are transferred Following shows the protocol outline a The host writes any required parameters to the Features Sector Count Sector Number Cylinder and Device Head registers b The host writes a command...

Page 203: ...ice prepares for data transfer by setting the DRQ bit Whether or not to transfer the data is determined for each host In other words the host should receive the relevant sector of data 512 bytes of uninsured dummy data or release the DRQ status by resetting Figure 5 3 shows an example of READ SECTOR S command protocol and Figure 5 4 shows an example protocol for command abort Figure 5 3 READ SECTO...

Page 204: ...the sector data transfer Note that the host does not need to read the Status register for the reading of a single sector or the last sector in multiple sector reading If the timing to read the Status register does not meet above condition normal data transfer operation is not guaranteed When the host new command even if the device requests the data transfer setting in DRQ bit the correct device op...

Page 205: ...Features Sector Count Sector Number Cylinder and Device Head registers b The host writes a command code in the Command register The drive sets the BSY bit of the Status register c When the device is ready to receive the data of the first sector the device sets DRQ bit and clears BSY bit d The host writes one sector of data through the Data register e The device clears the DRQ bit and sets the BSY ...

Page 206: ...tting by the device to starting of the sector data transfer Note that the host does not need to read the Status register for the first and the last sector to be transferred If the timing to read the Status register does not meet above condition normal data transfer operation is not assured guaranteed When the host issues the command even if the drive requests the data transfer DRQ bit is set or wh...

Page 207: ...S STANDBY IMMEDIATE IDLE IMMEDIATE STANDBY IDLE CHECK POWER MODE SLEEP SMART ENABLE DISABLE AUTOSAVE SMART EXECUTE OFFLINE IMMEDIATE SMART ENABLE OPERATION SMART DISABLE OPERATION SMART RETURN STATUS DEVICE CONFIGURATION RESTORE DEVICE CONFIGURAION FREEZE LOCK SET MULTIPLE MODE FLUSH CACHE EXT SET FEATURES SECURITY ERASE PREPARE SECURITY FREEZE LOCK READ NATIVE MAX ADDRESS EXT SET MAX ADDRESS EXT ...

Page 208: ...er does not issue interruptions in any intermediate sector when a multisector command is executed The following outlines the protocol The interrupt processing for the DMA transfer differs the following point The interrupt processing for the DMA transfer differs the following point a The host writes any parameters to the Features Sector Count Sector Number Cylinder and Device Head register b The ho...

Page 209: ...cution is completed the device clears both BSY and DRQ bits and asserts the INTRQ signal Then the host reads the Status register g The host resets the DMA channel Figure 5 7 shows the correct DMA data transfer protocol g d f f d e Figure 5 7 Normal DMA data transfer ...

Page 210: ...either to the device during an Ultra DMA data in burst or to the host for an Ultra DMA data out burst During an Ultra DMA burst a sender shall always drive data onto the bus and after a sufficient time to allow for propagation delay cable settling and setup time the sender shall generate a STROBE edge to latch the data Both edges of STROBE are used for data transfers so that the frequency of STROB...

Page 211: ...DMARDY or HDMARDY and STROBE is used in cases that could apply to either DSTROBE or HSTROBE The following are general Ultra DMA rules a An Ultra DMA burst is defined as the period from an assertion of DMACK by the host to the subsequent negation of DMACK b A recipient shall be prepared to receive at least two data words whenever it enters or resumes an Ultra DMA burst 5 5 3 Ultra DMA data in comma...

Page 212: ...tDVS after driving the first word of data onto DD 15 0 5 5 3 2 The data in transfer The following steps shall occur in the order they are listed unless otherwise specifically allowed see 5 6 3 3 and 5 6 3 2 for specific timing requirements 1 The device shall drive a data word onto DD 15 0 2 The device shall generate a DSTROBE edge to latch the new word no sooner than tDVS after changing the state ...

Page 213: ...as generated a DSTROBE edge then the host shall be prepared to receive zero one or two additional data words The additional data words are a result of cable round trip delay and tRFS timing for the device 5 The host shall resume an Ultra DMA burst by asserting HDMARDY 5 5 3 4 Terminating an Ultra DMA data in burst a Device terminating an Ultra DMA data in burst The following steps shall occur in t...

Page 214: ... DD 15 0 on the negating edge of DMACK 11 The device shall compare the CRC data received from the host with the results of its own CRC calculation If a miscompare error occurs during one or more Ultra DMA bursts for any one command at the end of the command the device shall report the first error that occurred see 5 5 5 12 The device shall release DSTROBE within tIORDYZ after the host negates DMAC...

Page 215: ...r than tAZ after negating DMARQ 9 The host shall drive DD 15 0 no sooner than tZAH after the device has negated DMARQ For this step the host may first drive DD 15 0 with the result of its CRC calculation see 5 5 5 10 If the host has not placed the result of its CRC calculation on DD 15 0 since first driving DD 15 0 during 9 the host shall place the result of its CRC calculation on DD 15 0 see 5 5 ...

Page 216: ...ll keep DMACK asserted until the end of an Ultra DMA burst 7 The device may negate DDMARDY tZIORDY after the host has asserted DMACK Once the device has negated DDMARDY the device shall not release DDMARDY until after the host has negated DMACK at the end of an Ultra DMA burst 8 The host shall negate STOP within tENV after asserting DMACK The host shall not assert STOP until after the first negati...

Page 217: ...e an Ultra DMA burst until at least one data word of an Ultra DMA burst has been transferred 2 The host shall pause an Ultra DMA burst by not generating an HSTROBE edge Note The device shall not immediately negate DMARQ to initiate Ultra DMA burst termination when the host stops generating HSTROBE edges If the host does not assert STOP in order to initiate Ultra DMA burst termination the device sh...

Page 218: ...e device has negated DMARQ No data shall be transferred during this assertion The device shall ignore this transition on HSTROBE HSTROBE shall remain asserted until the Ultra DMA burst is terminated 6 The host shall place the result of its CRC calculation on DD 15 0 see 5 5 5 7 The host shall negate DMACK no sooner than tMLI after the host has asserted HSTROBE and STOP and the device has negated D...

Page 219: ...he device shall not assert DMARQ again until after the Ultra DMA burst is terminated 6 The host shall assert STOP with tLI after the device has negated DMARQ The host shall not negate STOP again until after the Ultra DMA burst is terminated 7 If HSTROBE is negated the host shall assert HSTROBE with tLI after the device has negated DMARQ No data shall be transferred during this assertion The device...

Page 220: ...d the results of its CRC calculation function to the device on DD 15 0 with the negation of DMACK f The device shall then compare the CRC data from the host with the calculated value in its own CRC calculation function If the two values do not match the device shall save the error and report it at the end of the command A subsequent Ultra DMA burst for the same command that does not have a CRC err...

Page 221: ...es The following table describes recommended values for series termination at the host and the device Table 5 28 Recommended series termination for Ultra DMA Signal Host Termination Device Termination DIOR HDMARDY HSTROBE 22 ohm 82 ohm DIOW STOP 22 ohm 82 ohm CS0 CS1 33 ohm 82 ohm DA0 DA1 DA2 33 ohm 82 ohm DMACK 22 ohm 82 ohm DD15 through DD0 33 ohm 22 ohm DMARQ 82 ohm 22 ohm INTRQ 82 ohm 22 ohm I...

Page 222: ...register selection setup time for DIOR DIOW 25 ns t2 Pulse width of DIOR DIOW 70 ns t2i Recovery time of DIOR DIOW 25 ns t3 Data setup time for DIOW 20 ns t4 Data hold time for DIOW 10 ns t5 Time from DIOR assertion to read data available 50 ns t6 Data hold time for DIOR 5 ns t9 Data register selection hold time for DIOR DIOW 10 ns t10 Time from DIOR DIOW assertion to IORDY low level 35 ns t11 Tim...

Page 223: ...IOW tI Symbol Timing parameter Min Max Unit t0 Cycle time 120 ns tD Pulse width of DIOR DIOW 70 ns tE Data Access time for DIOR 50 ns tF Data hold time for DIOR 5 ns tG Data setup time for DIOR DIOW 20 ns tH Data hold time for DIOW 10 ns tI DMACK setup time for DIOR DIOW 0 ns t CS 1 0 Available time for DIOR DIOW 25 ns Figure 5 10 Multiword DMA data transfer timing mode 2 ...

Page 224: ...ting an Ultra DMA data in burst 5 6 3 2 contains the values for the timings for each of the Ultra DMA Modes Note The definitions for the STOP HDMARDY and DSTROBE signal lines are not in effect until DMARQ and DMACK are asserted Figure 5 11 Initiating an Ultra DMA data in burst DMARQ device DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 DA0 DA1 DA2 CS0 CS1 tUI tENV tFS tENV tZAD tFS tZAD ...

Page 225: ... 4 6 Data hold time at recipient from STROBE edge until data may become invalid 2 5 tDVS 70 48 31 20 6 7 4 8 Data valid setup time at sender from data valid until STROBE edge 3 tDVH 6 2 6 2 6 2 6 2 6 2 4 8 Data valid hold time at sender from STROBE edge until data may become invalid 3 tCS 15 10 7 7 5 5 CRC word setup time at device 2 tCH 5 5 5 5 5 5 CRC word hold time device 2 tCVS 70 48 31 20 6 7...

Page 226: ...gation tSS 50 50 50 50 50 50 Time from STROBE edge to negation of DMARQ or assertion of STOP when sender terminates a burst 1 Except for some instances of tMLI that apply to host signals only the parameters tUI tMLI and tLI indicate sender to recipient or recipient to sender interlocks i e one agent either sender or recipient is waiting for the other agent to respond with a signal before proceedin...

Page 227: ...2 tDVHIC 9 9 9 9 9 6 Sender IC data valid hold time from STROBE edge until data may become invalid 2 1 The correct data value shall be captured by the recipient given input data with a slew rate of 0 4 V ns rising and falling and the input STROBE with a slew rate of 0 4 V ns rising and falling at tDSIC and tDHIC timing as measured through 1 5V 2 The parameters tDVSIC and tDVHIC shall be met for lu...

Page 228: ...hasize that cable setting time as well as cable propagation delay shall not allow the data signals to be considered stable at the host until some time after they are driven by the device Figure 5 12 Sustained Ultra DMA data in burst DSTROBE at device DD 15 0 at device DSTROBE at host DD 15 0 at host t2CYC tCYC tDVS tDVSIC tDVH tDVHIC tDS tDSIC tDH tDHIC t2CYC tCYC tDVS tDVSIC tDVH tDVHIC tDH tDHIC...

Page 229: ...otes 1 The host may assert STOP to request termination of the Ultra DMA burst no sooner than tRP after HDMARDY is negated 2 After negating HDMARDY the host may receive zero one two or three more data words from the device Figure 5 13 Host pausing an Ultra DMA data in burst tRP tRFS DMARQ device DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 device ...

Page 230: ...a DMA Modes Note The definitions for the STOP HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 14 Device terminating an Ultra DMA data in burst DMARQ device DMACK host DD 15 0 HDMARDY host DSTROBE device STOP host DA0 DA1 DA2 CS0 CS1 tMLI tLI tLI tLI tACK tACK tIORDYZ tSS tZAH tAZ tCVS tCVH CRC tACK ...

Page 231: ...MA Modes Note The definitions for the STOP HDMARDY and DSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 15 Host terminating an Ultra DMA data in burst DMARQ device tLI tMLI tRP tZAH tAZ tRFS tLI tMLI tCVS tCVH tACK tACK tACK tIORDYZ CRC DA0 DA1 DA2 CS0 CS1 DMACK host STOP host HDMARDY host DSTROBE device DD 15 0 ...

Page 232: ... Ultra DMA Modes Note The definitions for the STOP DDMARDY and HSTROBE signal lines are not in effect until DMARQ and DMACK are asserted Figure 5 16 Initiating an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tUI tACK tENV tZIORDY tUI tLI tACK tACK tDVH tDVS tDZFS ...

Page 233: ...hasize that cable setting time as well as cable propagation delay shall not allow the data signals to be considered stable at the device until some time after they are driven by the host Figure 5 17 Sustained Ultra DMA data out burst HSTROBE at host HSTROBE at device DD 15 0 at host DD 15 0 at device t2CYC tCYC tCYC t2CYC tDVH tDVHIC tDVS tDVSIC tDVS tDVSIC tDVH tDVHIC tDH tDHIC tDS tDSIC tDH tDHI...

Page 234: ...tes 1 The device may negate DMARQ to request termination of the Ultra DMA burst no sooner than tRP after DDMARDY is negated 2 After negating DDMARDY the device may receive zero one two or three more data words from the host Figure 5 18 Device pausing an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host tRP tRFS ...

Page 235: ...ltra DMA Modes Note The definitions for the STOP DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 19 Host terminating an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host tLI tLI tSS tLI tMLI tACK tIORDYZ tACK tACK tCVH tCVS CRC DA0 DA1 DA2 CS0 CS1 ...

Page 236: ... DMA Modes Note The definitions for the STOP DDMARDY and HSTROBE signal lines are no longer in effect after DMARQ and DMACK are negated Figure 5 20 Device terminating an Ultra DMA data out burst DMARQ device DMACK host STOP host DDMARDY device HSTROBE host DD 15 0 host DA0 DA1 DA2 CS0 CS1 tLI tLI tRP tRFS tMLI tMLI tCVS tCVH tIORDYZ tACK tACK tACK CRC ...

Page 237: ...re reset 2 Master and slave devices are present 2 drives configuration tP Clear Reset Slave device Master device tN DASP PDIAG BSY BSY DASP tQ tR tS Symbol Timing parameter Min Max Unit tM Pulse width of RESET 25 µs tN Time from RESET negation to BSY set 400 ns tP Time from RESET negation to DASP or DIAG negation 1 ms tQ Self diagnostics execution time 30 s tR Time from RESET negation to DASP asse...

Page 238: ...This page is intentionally left blank ...

Page 239: ...C141 E202 01EN 6 1 CHAPTER 6 Operations 6 1 Device Response to the Reset 6 2 Power Save 6 3 Defect Processing 6 4 Read ahead Cache 6 5 Write Cache ...

Page 240: ...firms assertion of the DASP signal Then the master device checks a PDIAG signal to see if the slave device has successfully completed the power on diagnostics If the master device cannot confirm assertion of the DASP signal within 500 ms the master device recognizes that no slave device is connected After the slave device device 1 releases its own power on reset state the slave device shall report...

Page 241: ...ore the device power is turned on 6 1 2 Response to hardware reset Response to RESET hardware reset through the interface is similar to the power on reset Upon receipt of hardware reset the master device checks a DASP signal for up to 500 ms to confirm presence of a slave device The master device recognizes the presence of the slave device when it confirms assertion of the DASP signal Then the mas...

Page 242: ...ted within 30 seconds The asserted PDIAG signal is negated 30 seconds after it is asserted if the command is not received Max 31 sec Max 450 ms Max 30 sec Max 1 ms If presence of a slave device is confirmed PDIAG is checked for up to 31 seconds Checks DASP for up to 500 ms DASP PDIAG BSY bit Reset Status Reg BSY bit Slave device Master device Figure 6 2 Response to hardware reset Note Master Devic...

Page 243: ... report its presence and the result of the self diagnostics to the master device as described below PDIAG signal negated within 1 ms and asserted within 30 seconds The asserted PDIAG signal is negated 30 seconds after it is asserted if the command is not received When the IDD is set to a slave device the IDD asserts the DASP signal when negating the PDIAG signal Max 31 sec Max 30 sec Max 1 ms If t...

Page 244: ...he self diagnostics to the master device as described below PDIAG signal negated within 1 ms and asserted within 5 seconds The asserted PDIAG signal is negated 5 seconds after it is asserted if the command is not received If the command is received the PDIAG signal is negated according to timing at which the command is received When the IDD is set to a slave device the IDD asserts the DASP signal ...

Page 245: ...ctive mode In this mode all the electric circuit in the device are active or the device is under seek read or write operation A device enters the active mode under the following conditions The media access system is received 2 Active idle mode In this mode circuits on the device is set to power save mode The device enters the Active idle mode under the following conditions After completion of the ...

Page 246: ...as elapsed in the low power idle state APM Mode 2 The time specified by the STANDBY or IDLE command has elapsed after completion of the command A reset is issued in the sleep mode When one of following commands is issued the command is executed normally and the device is still stayed in the standby mode Reset hardware or software STANDBY command STANDBY IMMEDIATE command INITIALIZE DEVICE PARAMETE...

Page 247: ...ve sector is alternated with the spare area depending on media defect location information The media defect location information is registered in the system space specified for the user area according to the format at shipment of the media from the plant 6 3 1 Spare area The following type of area is prepared as the spare area in user areas 1 Spare cylinder for alternate assignment This cylinder i...

Page 248: ...r defective sectors Figure 6 5 shows an example where sector physical 5 with cylinder 0 and head 0 is defective Sector physical Cylinder 0 Head 0 Defec tive sector Not used 778 779 780 777 778 779 Note When an access request for sector 5 is issued physical sector 6 must be accessed instead of physical sector 5 Figure 6 5 Sector slip processing 2 Track slip processing In this method defective track...

Page 249: ...ng processing is not performed If error recovery is not successful even if a write fault error retry is executed automatic alternating processing is performed Figure 6 6 shows an example where automatic alternating processing is applied to sector physical 5 with cylinder 0 and head 0 Sector physical Cylinder 0 Head 0 Defec tive sector Not used Alternate cylinder 0 Head 0 This is assigned to an una...

Page 250: ...ithout accessing the disk media As the result faster data access becomes possible for the host 6 4 1 DATA buffer structure This device contains a data buffer This buffer is divided into two areas one area is used for MPU work and the other is used as a read cache for another command See Figure 6 7 a 8MB buffer 8 388 608 bytes For MPU work For R W command 8 388 608 bytes 294 912 bytes 8 093 696 byt...

Page 251: ...caching operation is not performed 2 Data that is a target of caching The data that is a target of caching are as follows 1 Read ahead data that is read from disk media and saved to the data buffer upon completion of execution of a command that is a target of caching 2 Pre read data that is read from disk media and saved to the data buffer before execution of a command that is a target of caching ...

Page 252: ...EAD LOG EXT WRITE LOG EXT UNSUPPORT COMMAND INVALID COMMAND 1 2Commands that partially invalidate caching data When data in the buffer or on media is overwritten the overwritten data is invalidated READ DMA READ MULTIPLE READ SECTOR s READ DMA EXT READ MULTIPLE EXT READ SECTOR s EXT WRITE DMA WRITE MULTIPLE WRITE SECTOR s WRITE DMA EXT WRITE MULTIPLE EXT WRITE SECTOR s EXT SMART 2 A hard reset is ...

Page 253: ...ecuted HAP is set at the requested data reading position Read segment AP host address pointer DAP disk address pointer 2 During reading of read requested data the request data that has already been read is sent to the host system Read requested data Free space HAP DAP Read requested data is stored until this point 3 When reading of read requested data is completed and transfer of the read requeste...

Page 254: ...Read requested data DAP disk address pointer HAP host address pointer 2 During reading of read requested data the request data that has already been read is sent to the host system Cache valid data Free space Read requested data DAP disk address pointer HAP host address pointer 3 When reading of read requested data is completed and transfer of the read requested data to the host system is complete...

Page 255: ...it command is received during the read ahead operation a transfer of the read requested data starts while the read ahead operation is in progress 1 An example is the state shown below where the previous read command is executing sequential reading First HAP is set at the location where hit data is stored HAP It is reset to the hit data location for transfers HAP end location of the previous read c...

Page 256: ...lid data TART LBA LAST LBA 1 HAP is set at the address where partial hit data is stored and Transfer is started Cache valid data Partial hit data HAP host address pointer 2 DAP and HAP are set at the head of Buffer newly allocated and insufficient data is read Read segment HAP host address pointer DAP disk address pointer 3 When reading the read requested data ends and the transmission of the read...

Page 257: ...T FEATURES command 2 Invalidation of cached data If an error occurs during writing onto media write processing is repeated up to as many times as specified for retry processing If retry fails for a sector because the retry limit is reached automatic alternate sector processing is executed for the sector If the automatic alternate sector processing fails the data in the sector for which automatic a...

Page 258: ...d 4 Enabling and disabling Enabling and disabling of the Write Cache function can be set only with the SET FEATURES command The setting does not changed even when the error status is reported The initial setting is stored in the system area of media System area information is loaded whenever the power is turned on 5 Reset response When a reset is received while cached data is stored on the data bu...

Page 259: ... while multiple commands that are targets of write caching are received the host has difficulty determining which command caused the error An error report is not issued to the host if automatic alternating processing for the error is performed normally Therefore the host cannot execute a retry for the unrecoverable error while Write Cache is enabled Be very careful on this point when using this fu...

Page 260: ...This page is intentionally left blank ...

Page 261: ... The physical specifications of the drive do not always correspond to these parameters The BIOS of a PC AT cannot make full use of the physical specifications of these drivers To make the best use of these drives a BIOS that can handle the standard parameters of these drives is required Command Commands are instructions to input data to and output data from a drive Commands are written in command ...

Page 262: ...e spindle motor is stopped and circuits other than the interface control circuit are sleeping The drive enters sleep mode when the host issues the SLEEP command Reserved Reserved bits bytes and fields are set to zero and unusable because they are reserved for future standards Rotational delay Time delay due to disk rotation The mean delay is the time required for half a disk rotation The mean dela...

Page 263: ...rmation posted from the drive to the host when command execution is ended The status indicates the command termination state VCM Voice coil motor The voice coil motor is excited by one or more magnets In this drive the VCM is used to position the heads accurately and quickly ...

Page 264: ...This page is intentionally left blank ...

Page 265: ...ter DRDY Drive ready DRQ Data request bit DSC Drive seek complete DWF Drive write fault E ECC Error checking and correction ER Error register ERR Error F FR Feature register H HA Host adapter HDD Hard disk drive I IDNF ID not found IRQ14 Interrupt request 14 L LED Light emitting diode M MB Mega byte MB S Mega byte per seconds MPU Micro processor unit P PCA Printed circuit assembly PIO Programmed i...

Page 266: ...This page is intentionally left blank ...

Page 267: ...2 5 55 5 56 circuit configuration 4 3 4 5 command block register 5 8 command code and parameter 5 14 5 15 5 16 5 124 5 125 command data structure 5 55 command description 5 18 command processing during self calibration 4 8 command protocol 5 126 command register 5 13 command that are targets of caching 6 19 command without data transfer 5 131 commands that are targets of caching 6 13 compact 1 2 c...

Page 268: ...ironmental specification 1 8 error correction and retry by ECC 1 3 error data structure 5 55 error logging capability 5 52 error posting 5 124 error rate 1 11 error register 5 8 error reporting condition 5 111 5 117 5 123 example of model name and product number 1 5 EXECUTE DEVICE DIAGNOSTIC 5 30 execution example of READ MULTIPLE command 5 63 execution timing of self calibration 4 8 F factory def...

Page 269: ...s hit 6 15 model and product number 1 5 mounting 3 3 mounting frame structure 3 4 multiword data transfer 5 147 multiword DMA data transfer timing 5 147 N normal DMA data transfer 5 133 O Off line data collection capability 5 51 Off line data collection status 5 49 5 50 operation 6 1 operation of DOWNLOAD MICRO CODE 5 34 operation to move the head to the reference cylinder 4 18 orientation 3 3 oth...

Page 270: ...5 94 SEEK 5 29 seek operation 4 18 selective self test feature flag 5 58 selective self test log data structure 5 57 selective self test pending time 5 58 self calibration 4 7 self calibration content 4 7 self diagnosis 1 3 self test execution status 5 50 5 56 self test index 5 56 self test number 5 56 sensing and compensating for external forces 4 7 sequential hit 6 16 series termination required...

Page 271: ... following operation 4 18 track slip processing 6 10 U ultra DMA CRC rule 5 144 ultra DMA data in command 5 135 out command 5 140 ultra DMA data burst timing requirement 5 149 ultra DMA data transfer 5 148 ultra DMA feature set 5 134 ultra DMA sender and recipient timing requirement 5 151 ultra DMA termination with pull up or pull down 5 145 unrecoverable read error 1 11 using the read segment buf...

Page 272: ...This page is intentionally left blank ...

Page 273: ... General appearance Technical level Organization Clarity Accuracy Illustration Glossary Acronyms Abbreviations Index Comments Suggestions List any errors or suggestions for improvement Page Line Contents Please send this form to the address below We will use your comments in planning future editions Address Fujitsu Learning Media Limited 37 10 Nishikamata 7 chome Oota ku Tokyo 144 0051 JAPAN Fax 8...

Page 274: ...This page is intentionally left blank ...

Page 275: ...MHU2100AT DISK DRIVE PRODUCT MANUAL C141 E202 01EN MHU2100AT DISK DRIVE PRODUCT MANUAL C141 E202 01EN ...

Page 276: ...This page is intentionally left blank ...

Page 277: ......

Page 278: ......

Reviews:

No comments

Related manuals for MHU2100AT

Brand: GARDEN MASTER Pages: 8

Brand: Quantum Pages: 68

DLTtape SDLT 600

Brand: Quantum Pages: 142

Brand: Quantum Pages: 16

Brand: Quantum Pages: 8

StorNext QD7000

Brand: Quantum Pages: 17

Brand: Tandberg Data Pages: 81

StorNext QD7000

Brand: Quantum Pages: 39

Brand: Quantum Pages: 98

Brand: Quantum Pages: 12

Brand: Quantum Pages: 2

Brand: Qualstar Pages: 366

Brand: Qualstar Pages: 42

Brand: Qualstar Pages: 177

Brand: Quantum Pages: 4

Brand: QNAP Pages: 321

LIBRARIES D2175

Brand: Plasmon Pages: 90

Brand: Gateway Pages: 64

Brands by name

0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Popular brands

Load more brands