Fujitsu MHU2100AT, Product Manual

Page: 80 / 278

Interface
5-4 C141-E202-01EN
[signal] [I/O] [Description]
ENCSEL I This signal is used to set master/slave using the CSEL signal (pin 28).
Pins B and D Open: Sets master/slave using the CSEL signal is
disabled.
Short: Sets master/slave using the CSEL signal is
enabled.
MSTR- I MSTR, I, Master/slave setting
Pin A, B, C, D open: Master setting
Pin A, B Short: Slave setting
PUS- I When pin C is grounded, the drive does not spin up at power on.
RESET- I Reset signal from the host. This signal is low active and is asserted
for a minimum of 25
µ
s during power on.
DATA 0-15 I/O Sixteen-bit bi-directional data bus between the host and the device.
These signals are used for data transfer
DIOW- I Signal asserted by the host to write to the device register or data port.
STOP I DIOW- must be negated by the host before starting the Ultra DMA
transfer. The STOP signal must be negated by the host before data is
transferred during the Ultra DMA transfer. During data transfer in
Ultra DMA mode, the assertion of the STOP signal asserted by the
host later indicates that the transfer has been suspended.
DIOR- I Read strobe signal from the host to read the device register or data
port
HDMARDY- I Flow control signal for Ultra DMA data In transfer (READ DMA
command). This signal is asserted by the host to inform the device
that the host is ready to receive the Ultra DMA data In transfer. The
host can negate the HDMARDY- signal to suspend the Ultra DMA
data In transfer.
HSTROBE I Data Out Strobe signal from the host during Ultra DMA data Out
transfer (WRITE DMA command). Both the rising and falling edges
of the HSTROBE signal latch data from Data 15-0 into the device.
The host can suspend the inversion of the HSTROBE signal to
suspend the Ultra DMA data Out transfer.
INTRQ O Interrupt signal to the host.
This signal is negated in the following cases:
−
assertion of RESET- signal
−
Reset by SRST of the Device Control register
−
Write to the command register by the host
−
Read of the status register by the host
−
Completion of sector data transfer
(without reading the Status register)
The signal output line has a high impedance when no devices are
selected or interruption is disabled.