![background image](http://html1.mh-extra.com/html/freescale-semiconductor/mc9s12xhy-series/mc9s12xhy-series_reference-manual_2330644175.webp)
Memory Mapping Control (S12XMMCV4)
MC9S12XHY-Family Reference Manual, Rev. 1.01
Freescale Semiconductor
175
In single-chip modes accesses by the CPU (except for firmware commands) to any of the unimplemented
areas (see
Figure 3-19
) will result in an illegal access reset (system reset) in case of no MPU error. BDM
accesses to the unimplemented areas are allowed but the data will be undefined.No misaligned word access
from the BDM module will occur; these accesses are blocked in the BDM module (Refer to BDM Block
Guide).
Misaligned word access to the last location of RAM is performed but the data will be undefined.
Misaligned word access to the last location of any global page (64KB) by any global instruction, is
performed by accessing the last byte of the page and the first byte of the same page, considering the above
mentioned misaligned access cases.
electronic components distributor