Traffic Management in the CoreBuilder 9000 ATM Enterprise Switch
403
Setting Up Traffic
Management
Hardware
The ATM Layer Processor (ALP) of the ATM Interface Module and the ATM
Switch Fabric Module are responsible for traffic management.
ATM Layer Processor
The ATM Layer Processor handles the temporary storage of ATM cells in
the 8K-cell Cell RAMs. It has the following features:
Handles the cell queues in the three priority Cell RAM queues for each
subport, on Tx.
Handles the cell queues in the three priority Cell RAM queues for each
switch fabric module port, on Rx.
Handles EPD, PPD, and CLP traffic management
Handles EFCI marking
Control Flow for Setting Up Traffic Management
Figure 26 shows the control flow that occurs when you set up Traffic
Management in the CoreBuilder 9000 ATM Enterprise Switch. The Traffic
Management process for a call begins when a call connection is initiated.
The CPU of the ATM Switch Fabric Module transmits control frames (1) to
the CPU in the ATM Interface Module (2) instructing it which traffic
control mechanisms to use for that call. These mechanisms can include
Queue Priority and Back Pressure, EPD, PPD and CLP-based Cell Discard;
the specific mechanisms activated depend on the Traffic Contract and
QoS requirements that are associated with the specific connection. The
CPU sets up the ATM Layer Processor (3) to execute the selected traffic
management mechanisms for the particular call.
Summary of Contents for CoreBuilder 9000
Page 18: ......
Page 36: ...36 CHAPTER 1 OVERVIEW...
Page 44: ......
Page 152: ...152 CHAPTER 6 MANAGING NETWORK INTERFACES...
Page 224: ...224 CHAPTER 8 VIEWING STATISTICS...
Page 306: ......
Page 320: ...320 CHAPTER 10 ATM NETWORK BASICS...
Page 332: ...332 CHAPTER 11 NETWORK INTERFACE MANAGEMENT...
Page 348: ...348 CHAPTER 12 E IISP PROTOCOL...
Page 374: ...374 CHAPTER 14 ATM SWITCHING...
Page 410: ...410 CHAPTER 16 TRAFFIC MANAGEMENT...
Page 426: ......
Page 450: ...450 APPENDIX D TECHNICAL SUPPORT...
Page 454: ...454 GLOSSARY...