Texas Instruments MSP430FR57 Series, Руководство пользователя, Страница: 279 / 578

www.ti.com
DMA Registers
7.3 DMA Registers
The DMA module registers are listed in Table 7-4 . The base addresses can be found in the device-specific
data sheet. Each channel starts at its respective base address. The address offsets are listed in Table 7-4 .
Table 7-4. DMA Registers
Offset Acronym Register Name Type Access Reset Section
00h DMACTL0 DMA Control 0 Read/write Word 0000h Section 7.3.1
02h DMACTL1 DMA Control 1 Read/write Word 0000h Section 7.3.2
04h DMACTL2 DMA Control 2 Read/write Word 0000h Section 7.3.3
06h DMACTL3 DMA Control 3 Read/write Word 0000h Section 7.3.4
08h DMACTL4 DMA Control 4 Read/write Word 0000h Section 7.3.5
0Eh DMAIV DMA Interrupt Vector Read only Word 0000h Section 7.3.10
00h DMA0CTL DMA Channel 0 Control Read/write Word 0000h Section 7.3.6
02h DMA0SA DMA Channel 0 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA0DA DMA Channel 0 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA0SZ DMA Channel 0 Transfer Size Read/write Word undefined Section 7.3.9
00h DMA1CTL DMA Channel 1 Control Read/write Word 0000h Section 7.3.6
02h DMA1SA DMA Channel 1 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA1DA DMA Channel 1 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA1SZ DMA Channel 1 Transfer Size Read/write Word undefined Section 7.3.9
00h DMA2CTL DMA Channel 2 Control Read/write Word 0000h Section 7.3.6
02h DMA2SA DMA Channel 2 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA2DA DMA Channel 2 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA2SZ DMA Channel 2 Transfer Size Read/write Word undefined Section 7.3.9
00h DMA3CTL DMA Channel 3 Control Read/write Word 0000h Section 7.3.6
02h DMA3SA DMA Channel 3 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA3DA DMA Channel 3 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA3SZ DMA Channel 3 Transfer Size Read/write Word undefined Section 7.3.9
00h DMA4CTL DMA Channel 4 Control Read/write Word 0000h Section 7.3.6
02h DMA4SA DMA Channel 4 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA4DA DMA Channel 4 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA4SZ DMA Channel 4 Transfer Size Read/write Word undefined Section 7.3.9
00h DMA5CTL DMA Channel 5 Control Read/write Word 0000h Section 7.3.6
02h DMA5SA DMA Channel 5 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA5DA DMA Channel 5 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA5SZ DMA Channel 5 Transfer Size Read/write Word undefined Section 7.3.9
00h DMA6CTL DMA Channel 6 Control Read/write Word 0000h Section 7.3.6
02h DMA6SA DMA Channel 6 Source Address Read/write Word, undefined Section 7.3.7
double word
06h DMA6DA DMA Channel 6 Destination Address Read/write Word, undefined Section 7.3.8
double word
0Ah DMA6SZ DMA Channel 6 Transfer Size Read/write Word undefined Section 7.3.9
279 SLAU272C – May 2011 – Revised November 2013 DMA Controller
Submit Documentation Feedback
Copyright © 2011–2013, Texas Instruments Incorporated