NEC V850E/PH2, Руководство пользователя

Страница: 115 / 1053

115
Chapter 3 CPU Functions
User’s Manual U16580EE3V1UD00
FFFFF5C1H TR1CTL1 TMR1 control register 1 R/W R/W 00H
FFFFF5C2H TR1IOC0 TMR1 I/O control register 0 R/W R/W 00H
FFFFF5C3H TR1IOC1 TMR1 I/O control register 1 R/W R/W 00H
FFFFF5C4H TR1IOC2 TMR1 I/O control register 2 R/W R/W 00H
FFFFF5C5H TR1IOC3 TMR1 I/O control register 3 R/W R/W 00H
FFFFF5C6H TR1IOC4 TMR1 I/O control register 4 R/W R/W 00H
FFFFF5C7H TR1OPT0 TMR1 option register 0 R/W R/W 00H
FFFFF5C8H TR1OPT2 TMR1 option register 2 R/W R/W 00H
FFFFF5C9H TR1OPT3 TMR1 option register 3 R/W R/W 00H
FFFFF5CCH TR1OPT6 TMR1 option register 6 R/W R/W 00H
FFFFF5CDH TR1OPT7 TMR1 option register 7 R/W R/W 00H
FFFFF5CEH TR1OPT1 TMR1 option register 1 R/W R/W 00H
FFFFF5D0H TR1CCR5 TMR1 capture/compare register 5 R/W 0000H
FFFFF5D2H TR1CCR4 TMR1 capture/compare register 4 R/W 0000H
FFFFF5D8H TR1CCR0 TMR1 capture/compare register 0 R/W 0000H
FFFFF5DAH TR1CCR3 TMR1 capture/compare register 3 R/W 0000H
FFFFF5DCH TR1CCR2 TMR1 capture/compare register 2 R/W 0000H
FFFFF5DEH TR1CCR1 TMR1 capture/compare register 1 R/W 0000H
FFFFF5E0H TR1DTC0 TMR1 dead time set register 0 R/W 0000H
FFFFF5E2H TR1DTC1 TMR1 dead time set register 1 R/W 0000H
FFFFF5E4H TR1CNT TMR1 timer counter read register R 0000H
FFFFF5E6H TR1SBC TMR1 timer sub-counter read register R 0000H
FFFFF600H TP0CTL0 TMP0 timer control register 0 R/W R/W 00H
FFFFF601H TP0CTL1 TMP0 timer control register 1 R/W R/W 00H
FFFFF602H TP0IOC0 TMP0 I/O control register 0 R/W R/W 00H
FFFFF603H TP0IOC1 TMP0 I/O control register 1 R/W R/W 00H
FFFFF604H TP0IOC2 TMP0 I/O control register 2 R/W R/W 00H
FFFFF605H TP0OPT0 TMP0 option register R/W R/W 00H
FFFFF606H TP0CCR0 TMP0 capture/compare register 0 R/W 0000H
FFFFF608H TP0CCR1 TMP0 capture/compare register 1 R/W 0000H
FFFFF60AH TP0CNT TMP0 count register R 0000H
FFFFF610H TP1CTL0 TMP1 timer control register 0 R/W R/W 00H
FFFFF611H TP1CTL1 TMP1 timer control register 1 R/W R/W 00H
FFFFF612H TP1IOC0 TMP1 I/O control register 0 R/W R/W 00H
FFFFF613H TP1IOC1 TMP1 I/O control register 1 R/W R/W 00H
FFFFF614H TP1IOC2 TMP1 I/O control register 2 R/W R/W 00H
FFFFF615H TP1OPT0 TMP1 option register R/W R/W 00H
FFFFF616H TP1CCR0 TMP1 capture/compare register 0 R/W 0000H
FFFFF618H TP1CCR1 TMP1 capture/compare register 1 R/W 0000H
FFFFF61AH TP1CNT TMP1 count register R 0000H
Table 3-5: Peripheral I/O Registers (9/14)
Address Symbol Function Register Name Bit Units for
Manipulation
Reset Remarks
1 8 16