728
Chapter 34 CAN Controller
4.CAN Application
ID18, ID17 - ID0 can then be disregarded. When a Data Frame with an 11-bit Identifier is received, ID17 - ID0
will be set to ‘0’.
If the RxIE bit is set, the IntPnd bit will be set when a received Data Frame is accepted and stored in the
Message Object.
The Data Length Code (DLC3-0) is given by the application. When the Message Handler stores a Data Frame
in the Message Object, it will store the received Data Length Code and eight data bytes. If the Data Length
Code is less than 8, the remaining bytes of the Message Object will be overwritten by non specified values.
The Mask Registers (Msk28-0, UMask, MXtd, and MDir bits) may be used (UMask=’1’) to allow groups of
Data Frames with similar identifiers to be accepted. For details see section
4.6 “Reception of Data Frame” on
page 726.
. The Dir bit should not be masked in typical applications.
4.12 Handling of Received Messages
The CPU may read a received message any time via the IFx Interface registers, the data consistency is
guaranteed by the Message Handler state machine.
Typically the CPU will write first 0x007F to the Command Mask Register and then the number of the Message
Object to the Command Request Register. That combination will transfer the whole received message from
the Message RAM into the Message Buffer Register. Additionally, the bits NewDat and IntPnd are cleared in
the Message RAM (not in the Message Buffer).
If the Message Object uses masks for acceptance filtering, the arbitration bits show which of the matching
messages have been received.
The actual value of NewDat shows whether a new message has been received since last time this Message
Object was read. The actual value of MsgLst shows whether more than one message has been received
since last time this Message Object was read. MsgLst will not be automatically reset.
By means of a Remote Frame, the CPU may request another CAN node to provide new data for a receive
object. Setting the TxRqst bit of a receive object will cause the transmission of a Remote Frame with the
receive object’s identifier. This Remote Frame triggers the other CAN node to start the transmission of the
matching Data Frame. If the matching Data Frame is received before the Remote Frame could be transmitted,
the TxRqst bit is automatically reset.
4.13 Configuration of a FIFO Buffer
With the exception of the EoB bit, the configuration of Receive Objects belonging to a FIFO Buffer is the same
as the configuration of a (single) Receive Object, see section
4.11 “Configuration of a Receive Object” on
page 727.
To concatenate two or more Message Objects into a FIFO Buffer, the identifiers and masks (if used) of these
Message Objects have to be programmed to matching values. Due to the implicit priority of the Message
Objects, the Message Object with the lowest number will be the first Message Object of the FIFO Buffer. The
EoB bit of all Message Objects of a FIFO Buffer except the last have to be programmed to zero. The EoB bits
of the last Message Object of a FIFO Buffer is set to one, configuring it as the End of the Block.
4.14 Reception of Messages with FIFO Buffers
Received messages with identifiers matching to a FIFO Buffer are stored into a Message Object of this FIFO
Buffer starting with the Message Object with the lowest message number.
When a message is stored into a Message Object of a FIFO Buffer the NewDat bit of this Message Object is
set. By setting NewDat while EoB is 0 the Message Object is locked for further write accesses by the
Message Handler until the CPU has written the NewDat bit back to 0.
Messages are stored into a FIFO Buffer until the last Message Object of this FIFO Buffer is reached. If none of
the preceding Message Objects is released by writing NewDat to 0, all further messages for this FIFO Buffer
will be written into the last Message Object of the FIFO Buffer and therefore overwrite previous messages.
Содержание FR Family FR60 Lite
Страница 2: ...FUJITSU LIMITED ...
Страница 3: ...FR60 32 BIT MICROCONTROLLER MB91460 Series User s Manual ...
Страница 15: ...xi ...
Страница 16: ...xii ...
Страница 38: ...22 Chapter 2 MB91460 Rev A Rev B Overview 4 Block Diagram ...
Страница 128: ...112 Chapter 4 CPU Architecture 9 Addressing ...
Страница 153: ...137 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 154: ...138 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 169: ...153 Chapter 9 Reset 10 Caution ...
Страница 170: ...154 Chapter 9 Reset 10 Caution ...
Страница 180: ...164 Chapter 10 Standby 7 Q A ...
Страница 182: ...166 Chapter 10 Standby 8 Caution ...
Страница 199: ...183 Chapter 12 Instruction Cache 2 Main body structure Figure 2 3 I Cache Address Map ...
Страница 200: ...184 Chapter 12 Instruction Cache 2 Main body structure Figure 2 4 I Cacheable Area ...
Страница 222: ...206 Chapter 13 Clock Control 8 Caution ...
Страница 232: ...216 Chapter 14 PLL Interface 7 Caution ...
Страница 236: ...220 Chapter 15 CAN Clock Prescaler 3 Registers ...
Страница 288: ...272 Chapter 19 Timebase Timer 8 Caution ...
Страница 314: ...298 Chapter 22 Main Oscillation Stabilisation Timer 8 Caution ...
Страница 326: ...310 Chapter 23 Sub Oscillation Stabilisation Timer 8 Caution ...
Страница 348: ...332 Chapter 25 External Interrupt 8 Caution ...
Страница 398: ...382 Chapter 26 DMA Controller 6 DMA External Interface ...
Страница 402: ...386 Chapter 27 Delayed Interrupt 8 Caution ...
Страница 412: ...396 Chapter 28 Bit Search 8 Caution ...
Страница 521: ...505 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 522: ...506 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 549: ...533 Chapter 31 External Bus 2 External Bus Interface Registers is set to the high impedance state ...
Страница 574: ...558 Chapter 31 External Bus 4 Endian and Bus Access Byte Access ...
Страница 628: ...612 Chapter 31 External Bus 13 Notes on Using the External Bus Interface ...
Страница 706: ...690 Chapter 33 I2C Controller 4 Programming Flow Charts ...
Страница 748: ...732 Chapter 34 CAN Controller 4 CAN Application ...
Страница 762: ...746 Chapter 35 Free Run Timer 8 Caution ...
Страница 790: ...774 Chapter 37 Output Compare 8 Caution ...
Страница 838: ...822 Chapter 39 Programmable Pulse Generator 8 Caution ...
Страница 850: ...834 Chapter 40 Pulse Frequency Modulator 4 PFM Operation and Setting ...
Страница 886: ...870 Chapter 42 Sound Generator 3 Registers ...
Страница 900: ...884 Chapter 43 Stepper Motor Controller 4 Caution ...
Страница 939: ...923 Chapter 47 LCD Controller 3 Configuration Figure 3 2 Register List ...
Страница 943: ...927 Chapter 47 LCD Controller 4 Registers Correspondence between VRAM and Common Segment Pins ...
Страница 964: ...948 Chapter 48 Clock Monitor 8 Caution ...
Страница 994: ...978 Chapter 51 Low Voltage Reset Interrupt 3 Registers ...
Страница 998: ...982 Chapter 52 Regulator Control 3 Registers ...
Страница 1008: ...992 Chapter 53 Fixed Mode Reset Vector BOOT ROM 5 Bootloader Update Strategy ...
Страница 1024: ...1008 Chapter 54 Flash Memory 8 Caution ...
Страница 1032: ...1016 Chapter 55 Flash Security 4 Register ...
Страница 1034: ...1018 Chapter 56 Electrical Specification ...
Страница 1035: ...FR60 MB91460 Series Hardware Manual European Microcontroller Design Centre Author MBo ...
Страница 1036: ......
Страница 1038: ......