838
Chapter 41 Up/Down Counter
3.Configuration
Figure 3-3 Configuration Diagram
Figure 3-4 Register List
Note: For ICR registers and interrupt vectors, refer to “
Chapter 24 Interrupt Control (Page No.311)
”.
UDCR1
UDCR0
UDRC1
UDRC0
UDC0 interrupt
(#128)
CMPF
UDCS0: bit4
0
1
Compare match
No compare match
CITE
UDCS0: bit6
0
1
Disable interrupts
Enable interrupts
CMS1-0
UDCC0: bit11-10
Timer mode (Countdown only)
0
0
1
1
0
1
1
0
Up/down count mode
Phase difference count mode (Multiply by 2)
Phase difference count mode (Multiply by 4)
UDCC0: bit1-0, bit 2
CGE1-0
0
0
1
1
0
1
1
0
Disable edge detection
Enable falling edge detection
Enable rising edge detection
Disable setting
Disable level detection
Enable LOW level detection
Enable HIGH level detection
Disable setting
1: Gate function
CGSC
UDCC0: bit2
0
1
Counter clear
No impact
UDIE
UDCS0: bit5
0
1
Disable interrupts
Enable interrupts
UDFF
UDCS0: bit2
0
1
No underflow
Underflowed
CSTR
UDCS0: bit7
0
1
Stop counting
Start counting
Activation
CTUT
UDCC0: bit6
0
1
No impact
Data transfer
* Only 16 bit transfer is enabled
while counting stops.
CDCF
UDCC0: bit14
0
1
No change direction
Direction changed
CFIE
UDCC0: bit 13
0
1
Disable interrupts
Enable interrupts
CLKS
UDCC0: bit 12
0
1
CLKP divided by 2
CLKP divided by 8
16 bit mode
M16E
UDCC0 : bit15
1
16 bit mode
OR
OR
Up/Down Counter (Read only)
Reload/compare register (Write only)
Reload
1
1
0
0
1
0
UDF1-0
UDCS0: bit 1 -0
No input
0
0
1
1
0
1
1
0
Countdown
Countup
Both countdown and countup
Write: Disabled, Read only
1
0
CES1-0
UDCC0: bit 9 -8
0
0
1
1
0
1
1
0
Disable edge detection
Enable falling edge detection
Enable rising edge detection
Enable both edge detection
From port data
register
From port data
register
From port data
register
BIN0/SOT2/P20.1
ZIN0/SCK2/P20.2
P20 EPFR20.1
0
1
Others
Enable UDC
AIN0/SIN2/P20.0
P20 EPFR20.0
0
1
Others
Enable UDC
P20 EPFR20.2
0
1
Others
Enable UDC
Com-
pare
OR
Up/Down Counter (16 Bit Mode)
UCRE
UDCC0:bit5
0
1
Disable counter clear
Enable counter clear
1
0
RLDE
UDCC0: bit4
0
1
Disable reload
Enable reload
Peripheral clock
CLKP
Gate
Read from port
Read from
port
WRITE 0: Flag clear
OVFF
UDCS0: bit3
0
1
No overflow
Overflowed
WRITE 0: Flag clear
WRITE 0: Flag clear
WRITE 0: Flag clear
0
0
-
0: Counter clear function
0
0
0
0
OR
Counter clear
UDF1-0
-
Prescaler
Selector
0
Edge
detection
OR
0
0
Edge
detection
Read
from
port
Содержание FR Family FR60 Lite
Страница 2: ...FUJITSU LIMITED ...
Страница 3: ...FR60 32 BIT MICROCONTROLLER MB91460 Series User s Manual ...
Страница 15: ...xi ...
Страница 16: ...xii ...
Страница 38: ...22 Chapter 2 MB91460 Rev A Rev B Overview 4 Block Diagram ...
Страница 128: ...112 Chapter 4 CPU Architecture 9 Addressing ...
Страница 153: ...137 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 154: ...138 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 169: ...153 Chapter 9 Reset 10 Caution ...
Страница 170: ...154 Chapter 9 Reset 10 Caution ...
Страница 180: ...164 Chapter 10 Standby 7 Q A ...
Страница 182: ...166 Chapter 10 Standby 8 Caution ...
Страница 199: ...183 Chapter 12 Instruction Cache 2 Main body structure Figure 2 3 I Cache Address Map ...
Страница 200: ...184 Chapter 12 Instruction Cache 2 Main body structure Figure 2 4 I Cacheable Area ...
Страница 222: ...206 Chapter 13 Clock Control 8 Caution ...
Страница 232: ...216 Chapter 14 PLL Interface 7 Caution ...
Страница 236: ...220 Chapter 15 CAN Clock Prescaler 3 Registers ...
Страница 288: ...272 Chapter 19 Timebase Timer 8 Caution ...
Страница 314: ...298 Chapter 22 Main Oscillation Stabilisation Timer 8 Caution ...
Страница 326: ...310 Chapter 23 Sub Oscillation Stabilisation Timer 8 Caution ...
Страница 348: ...332 Chapter 25 External Interrupt 8 Caution ...
Страница 398: ...382 Chapter 26 DMA Controller 6 DMA External Interface ...
Страница 402: ...386 Chapter 27 Delayed Interrupt 8 Caution ...
Страница 412: ...396 Chapter 28 Bit Search 8 Caution ...
Страница 521: ...505 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 522: ...506 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 549: ...533 Chapter 31 External Bus 2 External Bus Interface Registers is set to the high impedance state ...
Страница 574: ...558 Chapter 31 External Bus 4 Endian and Bus Access Byte Access ...
Страница 628: ...612 Chapter 31 External Bus 13 Notes on Using the External Bus Interface ...
Страница 706: ...690 Chapter 33 I2C Controller 4 Programming Flow Charts ...
Страница 748: ...732 Chapter 34 CAN Controller 4 CAN Application ...
Страница 762: ...746 Chapter 35 Free Run Timer 8 Caution ...
Страница 790: ...774 Chapter 37 Output Compare 8 Caution ...
Страница 838: ...822 Chapter 39 Programmable Pulse Generator 8 Caution ...
Страница 850: ...834 Chapter 40 Pulse Frequency Modulator 4 PFM Operation and Setting ...
Страница 886: ...870 Chapter 42 Sound Generator 3 Registers ...
Страница 900: ...884 Chapter 43 Stepper Motor Controller 4 Caution ...
Страница 939: ...923 Chapter 47 LCD Controller 3 Configuration Figure 3 2 Register List ...
Страница 943: ...927 Chapter 47 LCD Controller 4 Registers Correspondence between VRAM and Common Segment Pins ...
Страница 964: ...948 Chapter 48 Clock Monitor 8 Caution ...
Страница 994: ...978 Chapter 51 Low Voltage Reset Interrupt 3 Registers ...
Страница 998: ...982 Chapter 52 Regulator Control 3 Registers ...
Страница 1008: ...992 Chapter 53 Fixed Mode Reset Vector BOOT ROM 5 Bootloader Update Strategy ...
Страница 1024: ...1008 Chapter 54 Flash Memory 8 Caution ...
Страница 1032: ...1016 Chapter 55 Flash Security 4 Register ...
Страница 1034: ...1018 Chapter 56 Electrical Specification ...
Страница 1035: ...FR60 MB91460 Series Hardware Manual European Microcontroller Design Centre Author MBo ...
Страница 1036: ......
Страница 1038: ......