524
Chapter 31 External Bus
2.External Bus Interface Registers
[Bits 3] W03 (WR0-WR3, WRn Output Timing Selection)
The WR0-WR3, WRn output timing setting selects whether to use write strobe output as an asynchronous
strobe or synchronous write enable. The asynchronous strobe setting corresponds to normal memory/IO.
The synchronous enable setting corresponds to clock-synchronized memory/IO (such as the memory in an
ASIC).
If synchronous write enable (W03 bit of AWR is 1) is used, operations are as follows:
•
The timing of synchronous write enable output assumes that the output is captured by the rising edge of
MCLK output of an external memory access clock. This timing is different from the asynchronous strobe
output timing.
•
The WR0-WR3 and WRn terminal output asserts synchronous write enable output at the timing at which AS
pin output is asserted. For a write to an external bus, the synchronous write enable output is L. For a read
from an external bus, the synchronous write enable output is H.
•
Write data is output from the external data output pin in the clock cycle following the cycle in which
synchronous write enable output is asserted.
If write data cannot be output because the internal bus is
temporarily unavailable, assertion of synchronous write enable output may be extended until write data can be
output.
•
Read strobe output (RD) functions as an asynchronous read strobe regardless of the setting of the WR0-WR3
and WRn output timing. Use it as is for controlling the data I/O direction.
If synchronous write enable output is used, the following restrictions apply:
•
Do not make the following additional wait settings:
•
CSn -> RD/WRn setup (Always set 0 for the W01 bit of AWR)
•
First wait cycle setting (Always set 0000
B
for the W15-W12 bits of AWR)
•
Do not make the following access type settings (TYPE3-0 bits in the ACR register (bits 3-0))
•
Address/data multiplex bus setting (Always set 0 for the TYPE2 bit of ACR)
•
Setting to use WR0-WR3 as a strobe (Always set 0 for the TYPE1 bit of ACR)
•
RDY input enable setting (Always set 0 for the TYPE0 bit of ACR)
•
For synchronous write enable output, always set 1(00
B
for bits BST1-0 bits of ACR) as the burst length.
W03
WR0-WR3, WRn output timing selection
0
MCLK synchronous write enable output (valid from AS=L)
1
Asynchronous write strobe output (normal operation)
Содержание FR Family FR60 Lite
Страница 2: ...FUJITSU LIMITED ...
Страница 3: ...FR60 32 BIT MICROCONTROLLER MB91460 Series User s Manual ...
Страница 15: ...xi ...
Страница 16: ...xii ...
Страница 38: ...22 Chapter 2 MB91460 Rev A Rev B Overview 4 Block Diagram ...
Страница 128: ...112 Chapter 4 CPU Architecture 9 Addressing ...
Страница 153: ...137 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 154: ...138 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 169: ...153 Chapter 9 Reset 10 Caution ...
Страница 170: ...154 Chapter 9 Reset 10 Caution ...
Страница 180: ...164 Chapter 10 Standby 7 Q A ...
Страница 182: ...166 Chapter 10 Standby 8 Caution ...
Страница 199: ...183 Chapter 12 Instruction Cache 2 Main body structure Figure 2 3 I Cache Address Map ...
Страница 200: ...184 Chapter 12 Instruction Cache 2 Main body structure Figure 2 4 I Cacheable Area ...
Страница 222: ...206 Chapter 13 Clock Control 8 Caution ...
Страница 232: ...216 Chapter 14 PLL Interface 7 Caution ...
Страница 236: ...220 Chapter 15 CAN Clock Prescaler 3 Registers ...
Страница 288: ...272 Chapter 19 Timebase Timer 8 Caution ...
Страница 314: ...298 Chapter 22 Main Oscillation Stabilisation Timer 8 Caution ...
Страница 326: ...310 Chapter 23 Sub Oscillation Stabilisation Timer 8 Caution ...
Страница 348: ...332 Chapter 25 External Interrupt 8 Caution ...
Страница 398: ...382 Chapter 26 DMA Controller 6 DMA External Interface ...
Страница 402: ...386 Chapter 27 Delayed Interrupt 8 Caution ...
Страница 412: ...396 Chapter 28 Bit Search 8 Caution ...
Страница 521: ...505 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 522: ...506 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 549: ...533 Chapter 31 External Bus 2 External Bus Interface Registers is set to the high impedance state ...
Страница 574: ...558 Chapter 31 External Bus 4 Endian and Bus Access Byte Access ...
Страница 628: ...612 Chapter 31 External Bus 13 Notes on Using the External Bus Interface ...
Страница 706: ...690 Chapter 33 I2C Controller 4 Programming Flow Charts ...
Страница 748: ...732 Chapter 34 CAN Controller 4 CAN Application ...
Страница 762: ...746 Chapter 35 Free Run Timer 8 Caution ...
Страница 790: ...774 Chapter 37 Output Compare 8 Caution ...
Страница 838: ...822 Chapter 39 Programmable Pulse Generator 8 Caution ...
Страница 850: ...834 Chapter 40 Pulse Frequency Modulator 4 PFM Operation and Setting ...
Страница 886: ...870 Chapter 42 Sound Generator 3 Registers ...
Страница 900: ...884 Chapter 43 Stepper Motor Controller 4 Caution ...
Страница 939: ...923 Chapter 47 LCD Controller 3 Configuration Figure 3 2 Register List ...
Страница 943: ...927 Chapter 47 LCD Controller 4 Registers Correspondence between VRAM and Common Segment Pins ...
Страница 964: ...948 Chapter 48 Clock Monitor 8 Caution ...
Страница 994: ...978 Chapter 51 Low Voltage Reset Interrupt 3 Registers ...
Страница 998: ...982 Chapter 52 Regulator Control 3 Registers ...
Страница 1008: ...992 Chapter 53 Fixed Mode Reset Vector BOOT ROM 5 Bootloader Update Strategy ...
Страница 1024: ...1008 Chapter 54 Flash Memory 8 Caution ...
Страница 1032: ...1016 Chapter 55 Flash Security 4 Register ...
Страница 1034: ...1018 Chapter 56 Electrical Specification ...
Страница 1035: ...FR60 MB91460 Series Hardware Manual European Microcontroller Design Centre Author MBo ...
Страница 1036: ......
Страница 1038: ......