704
Chapter 34 CAN Controller
2.Register Description
■
BRP Extension Register (BRPER)
■
Function of the BRP Extension Register (BRPER)
2.4 Message Interface Register Sets
There are two sets of Interface Registers which are used to control the CPU access to the Message RAM. The
Interface Registers avoid conflicts between CPU access to the Message RAM and CAN message reception
and transmission by buffering the data to be transferred. A complete Message Object (see chapter
2.5
“Message Object in the Message Memory” on page 711.
) or parts of the Message Object may be transferred
between the Message RAM and the IFx Message Buffer registers (see chapter
2.4 “Message Interface
Register Sets” on page 704.
) in one single transfer.
The function of the two interface register sets is identical (except for test mode Basic). They can be used the
way that one set of registers is used for data transfer to the Message RAM while the other set of registers is
used for the data transfer from the Message RAM, allowing both processes to be interrupted by each other.
Figure 2-3
gives an overview of the two Interface Register sets.
Each set of Interface Registers consists of Message Buffer Registers controlled by their own Command
Registers. The Command Mask Register specifies the direction of the data transfer and which parts of a
Message Object will be transferred. The Command Request Register is used to select a Message Object in
the Message RAM as target or source for the transfer and to start the action specified in the Command Mask
Register.
[bit15-bit4]
res
Reserved Bits
[bit3-bit0]
BRPE
Baud Rate Prescaler Extension
0x00-
0x0F
By programming BRPE the Baud Rate Prescaler can be extended to values up to
1023. The actual interpretation by the hardware is that one more than the value pro-
grammed by BRPE (MSBs) and BRP (LSBs) is used.
res
res
res
res
res
res
res
res
⇐
Bit no.
Read/write
⇒
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
Default value
⇒
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(0)
BRP Extension Register high byte
Address : Base + 0x0C
H
15
14
13
12
11
10
9
8
BRPERH
res
res
res
res
BRPE
⇐
Bit no.
Read/write
⇒
(R)
(R)
(R)
(R)
(R/W) (R/W) (R/W) (R/W)
Default value
⇒
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(0)
Address : Base + 0x0D
H
7
6
5
4
3
2
1
0
BRPERL
BRP Extension Register low byte
Содержание FR Family FR60 Lite
Страница 2: ...FUJITSU LIMITED ...
Страница 3: ...FR60 32 BIT MICROCONTROLLER MB91460 Series User s Manual ...
Страница 15: ...xi ...
Страница 16: ...xii ...
Страница 38: ...22 Chapter 2 MB91460 Rev A Rev B Overview 4 Block Diagram ...
Страница 128: ...112 Chapter 4 CPU Architecture 9 Addressing ...
Страница 153: ...137 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 154: ...138 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 169: ...153 Chapter 9 Reset 10 Caution ...
Страница 170: ...154 Chapter 9 Reset 10 Caution ...
Страница 180: ...164 Chapter 10 Standby 7 Q A ...
Страница 182: ...166 Chapter 10 Standby 8 Caution ...
Страница 199: ...183 Chapter 12 Instruction Cache 2 Main body structure Figure 2 3 I Cache Address Map ...
Страница 200: ...184 Chapter 12 Instruction Cache 2 Main body structure Figure 2 4 I Cacheable Area ...
Страница 222: ...206 Chapter 13 Clock Control 8 Caution ...
Страница 232: ...216 Chapter 14 PLL Interface 7 Caution ...
Страница 236: ...220 Chapter 15 CAN Clock Prescaler 3 Registers ...
Страница 288: ...272 Chapter 19 Timebase Timer 8 Caution ...
Страница 314: ...298 Chapter 22 Main Oscillation Stabilisation Timer 8 Caution ...
Страница 326: ...310 Chapter 23 Sub Oscillation Stabilisation Timer 8 Caution ...
Страница 348: ...332 Chapter 25 External Interrupt 8 Caution ...
Страница 398: ...382 Chapter 26 DMA Controller 6 DMA External Interface ...
Страница 402: ...386 Chapter 27 Delayed Interrupt 8 Caution ...
Страница 412: ...396 Chapter 28 Bit Search 8 Caution ...
Страница 521: ...505 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 522: ...506 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 549: ...533 Chapter 31 External Bus 2 External Bus Interface Registers is set to the high impedance state ...
Страница 574: ...558 Chapter 31 External Bus 4 Endian and Bus Access Byte Access ...
Страница 628: ...612 Chapter 31 External Bus 13 Notes on Using the External Bus Interface ...
Страница 706: ...690 Chapter 33 I2C Controller 4 Programming Flow Charts ...
Страница 748: ...732 Chapter 34 CAN Controller 4 CAN Application ...
Страница 762: ...746 Chapter 35 Free Run Timer 8 Caution ...
Страница 790: ...774 Chapter 37 Output Compare 8 Caution ...
Страница 838: ...822 Chapter 39 Programmable Pulse Generator 8 Caution ...
Страница 850: ...834 Chapter 40 Pulse Frequency Modulator 4 PFM Operation and Setting ...
Страница 886: ...870 Chapter 42 Sound Generator 3 Registers ...
Страница 900: ...884 Chapter 43 Stepper Motor Controller 4 Caution ...
Страница 939: ...923 Chapter 47 LCD Controller 3 Configuration Figure 3 2 Register List ...
Страница 943: ...927 Chapter 47 LCD Controller 4 Registers Correspondence between VRAM and Common Segment Pins ...
Страница 964: ...948 Chapter 48 Clock Monitor 8 Caution ...
Страница 994: ...978 Chapter 51 Low Voltage Reset Interrupt 3 Registers ...
Страница 998: ...982 Chapter 52 Regulator Control 3 Registers ...
Страница 1008: ...992 Chapter 53 Fixed Mode Reset Vector BOOT ROM 5 Bootloader Update Strategy ...
Страница 1024: ...1008 Chapter 54 Flash Memory 8 Caution ...
Страница 1032: ...1016 Chapter 55 Flash Security 4 Register ...
Страница 1034: ...1018 Chapter 56 Electrical Specification ...
Страница 1035: ...FR60 MB91460 Series Hardware Manual European Microcontroller Design Centre Author MBo ...
Страница 1036: ......
Страница 1038: ......