414
Chapter 29 MPU / EDSU
4.Registers
●
EDSU Status Register (BSTAT)
BIT[15:11]: IDX[4:0] - Channel Index Indication of MPUPV Trigger
In the case of triggering a memory protection violation (MPUPV), the index of the channel pair 0...15 is saved in The
IDX register, which caused the trigger. The channel pairs are normally used as range comparators.
If no MPU chanel has detected a hit on its address range, the default permissions apply. If the default permissions
are violated, IDX is set to the value 16 (overrun). If the permissions of a matching MPU channel are violated, IDX
shows the index of the appropriate break detection bits BIRQ_BD[31:0]. The break detection bits belonging tho this
comparator are BD[2*IDX] and BD[2*IDX+1].
In case of multiple range hits and/or trigger conditions, the channel with the highest priority trigger condittion is in-
dicated by IDX[4:0]. The priority raises with the channel index.
The channel index indication register can be read only.
Access Type Capture Register
In case of a trap caused by a memory protection violation or an operand/data value break condition, the status bits
[12:8] capture type information about the break causing operand access. In case of a memory protection fault due
to the violation of execution permissions, this information is also captured, regardless if there was an active operand
access or not.
Access type capture register are read only.
BIT[10]: CDMA - Capture DMA Indication
IDX
Description
0-15
Points to the channel number of the last protection violation
16
The last protection violation was caused by the violation of the default permissions
0
The operand access was executed by the CPU
1
The operand access was executed by the DMA controller
IDX4
IDX3
IDX2
IDX1
IDX0
CDMA
CSZ1
CSZ0
⇐
Bit no.
Read/write
⇒
(R)
(R)
(R)
(R)
(R)
(R)
(R)
(R)
Default value
⇒
(0)
(0)
(0)
(0)
(0)
(0)
(0)
(0)
EDSU Status Register byte 2
Address : F006
H
15
14
13
12
11
10
9
8
CRW1
CRW0
PV
RST
INT1
INT0
INTT
INTR
⇐
Bit no.
Read/write
⇒
(R)
(R)
(R/W) (R/W) (R/W) (R/W)
(R)
(R)
Default value
⇒
(0)
(0)
(0)
(1)
(0)
(0)
(0)
(0)
Address : F007
H
7
6
5
4
3
2
1
0
EDSU Status Register byte 3
Содержание FR Family FR60 Lite
Страница 2: ...FUJITSU LIMITED ...
Страница 3: ...FR60 32 BIT MICROCONTROLLER MB91460 Series User s Manual ...
Страница 15: ...xi ...
Страница 16: ...xii ...
Страница 38: ...22 Chapter 2 MB91460 Rev A Rev B Overview 4 Block Diagram ...
Страница 128: ...112 Chapter 4 CPU Architecture 9 Addressing ...
Страница 153: ...137 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 154: ...138 Chapter 8 Device State Transition 3 State Transition Diagram ...
Страница 169: ...153 Chapter 9 Reset 10 Caution ...
Страница 170: ...154 Chapter 9 Reset 10 Caution ...
Страница 180: ...164 Chapter 10 Standby 7 Q A ...
Страница 182: ...166 Chapter 10 Standby 8 Caution ...
Страница 199: ...183 Chapter 12 Instruction Cache 2 Main body structure Figure 2 3 I Cache Address Map ...
Страница 200: ...184 Chapter 12 Instruction Cache 2 Main body structure Figure 2 4 I Cacheable Area ...
Страница 222: ...206 Chapter 13 Clock Control 8 Caution ...
Страница 232: ...216 Chapter 14 PLL Interface 7 Caution ...
Страница 236: ...220 Chapter 15 CAN Clock Prescaler 3 Registers ...
Страница 288: ...272 Chapter 19 Timebase Timer 8 Caution ...
Страница 314: ...298 Chapter 22 Main Oscillation Stabilisation Timer 8 Caution ...
Страница 326: ...310 Chapter 23 Sub Oscillation Stabilisation Timer 8 Caution ...
Страница 348: ...332 Chapter 25 External Interrupt 8 Caution ...
Страница 398: ...382 Chapter 26 DMA Controller 6 DMA External Interface ...
Страница 402: ...386 Chapter 27 Delayed Interrupt 8 Caution ...
Страница 412: ...396 Chapter 28 Bit Search 8 Caution ...
Страница 521: ...505 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 522: ...506 Chapter 30 I O Ports 3 Port Register Settings ...
Страница 549: ...533 Chapter 31 External Bus 2 External Bus Interface Registers is set to the high impedance state ...
Страница 574: ...558 Chapter 31 External Bus 4 Endian and Bus Access Byte Access ...
Страница 628: ...612 Chapter 31 External Bus 13 Notes on Using the External Bus Interface ...
Страница 706: ...690 Chapter 33 I2C Controller 4 Programming Flow Charts ...
Страница 748: ...732 Chapter 34 CAN Controller 4 CAN Application ...
Страница 762: ...746 Chapter 35 Free Run Timer 8 Caution ...
Страница 790: ...774 Chapter 37 Output Compare 8 Caution ...
Страница 838: ...822 Chapter 39 Programmable Pulse Generator 8 Caution ...
Страница 850: ...834 Chapter 40 Pulse Frequency Modulator 4 PFM Operation and Setting ...
Страница 886: ...870 Chapter 42 Sound Generator 3 Registers ...
Страница 900: ...884 Chapter 43 Stepper Motor Controller 4 Caution ...
Страница 939: ...923 Chapter 47 LCD Controller 3 Configuration Figure 3 2 Register List ...
Страница 943: ...927 Chapter 47 LCD Controller 4 Registers Correspondence between VRAM and Common Segment Pins ...
Страница 964: ...948 Chapter 48 Clock Monitor 8 Caution ...
Страница 994: ...978 Chapter 51 Low Voltage Reset Interrupt 3 Registers ...
Страница 998: ...982 Chapter 52 Regulator Control 3 Registers ...
Страница 1008: ...992 Chapter 53 Fixed Mode Reset Vector BOOT ROM 5 Bootloader Update Strategy ...
Страница 1024: ...1008 Chapter 54 Flash Memory 8 Caution ...
Страница 1032: ...1016 Chapter 55 Flash Security 4 Register ...
Страница 1034: ...1018 Chapter 56 Electrical Specification ...
Страница 1035: ...FR60 MB91460 Series Hardware Manual European Microcontroller Design Centre Author MBo ...
Страница 1036: ......
Страница 1038: ......