![Dini Group DN9002K10PCI Скачать руководство пользователя страница 62](http://html1.mh-extra.com/html/dini-group/dn9002k10pci/dn9002k10pci_user-manual_2505740062.webp)
H A R D W A R E
The configuration section RS232 terminal header, labeled “MCU” above, can be connected to a
computer serial port, using the settings:
19200 Baud
No flow control
One stop bits
No parity
The syntax and content of the output messages changes are not given because they change
rapidly. This interface is not at all fun to use, and is intended mostly for Dini Group to debug
hardware or software failures.
3.2
FPGA Configuration
Normally, configuration of the Virtex-5 FPGA occurs over the Virtex-5 “SelectMap” interface.
The only configuration method possible on the DN9002K10PCI that does not use this
interface is JTAG. For a description of the SelectMap interface, see the Virtex-5 configuration
guide.
The signals in the SelectMap bus are listed below
D[15-0]
SelectMap data signals. (DN9002K10PCI may only use [7:0])
PROGRAM_B Active low asynchronous reset to the configuration logic. This will cause the
FPGA to become un-configured. This documentation refers to this signal as
PROG#
DONE
After the FPGA is configured, it is driven high, or tri-stated by the FPGA.
INIT
Low indicates that the FPGA configuration memory is cleared. After
configuration, this could indicate and error.
RDWR_B
Active low write enable. This Documentation refers to this signal as RDWR#
BUSY
This signal is not used by the DN9002K10PCI
CS_B
SelectMap chip select. This documentation refers to this signal as CS#
CCLK
Clock driven to the FPGA by the configuration section. The SelectMap
signals
D[15:0],
RDWR_B
and CS_B synchronous to CCLK
USB, CompactFlash and PCI configuration occur over the SelectMap bus. The configuration
section makes no modification of the “bit stream” sent to it over PCI or USB. It only copies the
data to the SelectMap interface. The “bit stream” must contain all of the SelectMap commands
necessary to configure and startup the FPGA. These SelectMap commands are created
automatically by Xilinx tool bitgen (part of ISE). Not all of the bitstream generation options
available in bitgen are compatible with the DN9002K10PCI:
DN9002K10PCI User Guide
www.dinigroup.com
52
Содержание DN9002K10PCI
Страница 1: ...LOGIC Emulation Source UserGuide DN9002K10PCI ...
Страница 3: ......
Страница 34: ......
Страница 46: ...C O N T R O L L E R S O F T W A R E DN9002K10PCI User Guide www dinigroup com 36 ...
Страница 150: ......