Cypress S6J331EJSESE20000, Руководство пользователя

Страница: 186 / 326

Document Number: 002-10635 Rev. *I Page
186 of 325
S6J3310/20/30/40 Series
Parameter Symbol
Value
Unit Remarks
Max *1 Max *2 Max *3
Internal clock
frequency
F
CLK_CD3B0
80 80 80 MHz Unused
F
CLK_CD3B1
80 80 80 MHz Unused
F
CLK_CD4
200 200 200 MHz
F
CLK_CD4A0
200 200 200 MHz Unused
F
CLK_CD4A1
200 200 200 MHz Unused
F
CLK_CD4B0
200 200 200 MHz Unused
F
CLK_CD4B1
200 200 200 MHz Unused
F
CLK_CD5
240 240 240 MHz
F
CLK_CD5A0
120 120 120 MHz
F
CLK_CD5A1
120 120 120 MHz Unused
F
CLK_CD5B0
60 60 60 MHz
F
CLK_CD5B1
60 60 60 MHz Unused
F
CLK_HSSPI
200 200 200 MHz
F
CLK_SYSC0H
80 66.7 60 MHz
F
CLK_COMH
80 66.7 60 MHz
F
CLK_RAM0H
80 66.7 60 MHz
F
CLK_RAM1H
80 66.7 60 MHz
F
CLK_SYSC0P
80 66.7 60 MHz
F
CLK_COMP
80 66.7 60 MHz
*1: Target maximum clock frequencies when CPU clock = 240MHz
*2: Target maximum clock frequencies when CPU clock = 200MHz
*3: Target maximum clock frequencies when CPU clock = 180MHz
*4: The PLLx/SSCGx cannot set under 200MHz.
- Note that Ta = 125 condition is not supported in this product type.
When using SSCG_PLL output for these internal clock, the MAX value of frequency has the following restrictions.
- On the presumption that the modulation mode of SSCG_PLL is used with down spread,
the MAX value of the frequency is standardized.
- This means that MAX value of frequency is the maximum value when SSCG_PLL was modulated.
- "Unused" means a clock source which doesn’t have any supply destinations. Configure it as disable with performing at the lower
clock frequency than the described maximum.