Toshiba Qosmio G40, Maintenance Manual

Page: 70 / 458

2 Troubleshooting Procedures 2.4 System Board Troubleshooting
2-24 [CONFIDENTIAL] QOSMIO G40 Maintenance Manual (960-632)
Table 2-4 Debug port (Boot mode) error status (3/10)
D port status Inspection items Details
(F00Ah) Update of microcode
Prohibition of cache
Permission of L1/L2 cache in
FlashROM area
Initialization of MCH
Initialization of ICH.
F100h
Initialization of H/W (before
DRAM recognition)
Initialization of TI Controller
Initialization of PIT channel 1
(Setting the refresh interval to “30
μ
s”)
Check of DRAM type and size
(at cold boot) When unsupported memory is connected, becoming
HLT after beep sound (HLT when DRAM size is 0) F101h
SM-RAM stack area test HLT When it can not be used as a stack
Cache configuration
Cache permission (L1/L2 Cache)
CMOS access test (at cold boot) (HLT when an error is detected)
Battery level check of CMOS
CMOS checksum check
Initialization of CMOS data (1)
Setting of IRT status (Setting of boot status and IRT busy flag, The rest bits
are 0)
F102h
Storing DRAM size in CMOS
Not resume when a CMOS error occurred
Not resume when resume status code is not set
Resume error check
S3 returning error (1CH) (Resume error =F17AH)
SM-RAM checksum check (Resume error
=F173H)
Check of memory configuration change (Resume
error =F173H)
F103h Resume branch (at cold boot)
RAM area checksum check in system BIOS
(Resume error =F179H)
Downloaded from LpManual.com Manuals