
Technical Reference Manual
TMDXEVM6657L
SPRUHG7 - Revised August 2012
TMDXEVM6657LE
Page 31 / 90
2.9 Serial RapidIO (SRIO) Interface
The C6657 Lite EVM supports high speed SERDES based Serial RapidIO (SRIO) interface. There are total 4
RapidIO ports available on C6657. All SRIO ports are routed to AMC edge connector on board.
The figure below shows the RapidIO connections between the DSP and AMC edge connector.
SRIO 0
Port 8
SRIO 1
Port 9
SRIO 2
Port 10
SRIO 3
Port 11
SRIOSGMII_CLK
250MHz
(LVDS)
AMC
CON
DSP
(C6657)
Figure 2.7: C6657 Lite EVM SRIO Port Connections
2.10 DDR3 External Memory Interface
The C6657 Lite EVM DDR3 interface connects to two 2Gbit (128Meg x 16) DDR3 1600 devices. This
configuration allows the use of both “narrow (16-bit)”, “normal (32-bit)” modes of the DDR3 EMIF. Micron DDR3
MT41J128M16HA-125 SDRAMs (128Mx16; 800MHz) are used. Upgradation to a total memory size of 4Gbit is
supported. For more information, see
DDR3 Memory Controller for KeyStone Devices User Guide
The figure below shows the implementation for the DDR3 SDRAM memory.
32
4
DDR3-1600
128M X16
(MT41J128M16HA-125)
DDR3 (ECC)
128M X16
(MT41J128M16HA-125)
Addr &
Ctrl
DSP
(C6657)
DDR3 Data
(32bit)
DDR ECC
(4bit)
Figure 2.8: C6657 Lite EVM DDR3 Interface
Summary of Contents for eInfochips TMDXEVM6657L
Page 19: ...Technical Reference Manual TMDXEVM6657L SPRUHG7 Revised August 2012 TMDXEVM6657LE Page 19 90...
Page 20: ...Technical Reference Manual TMDXEVM6657L SPRUHG7 Revised August 2012 TMDXEVM6657LE Page 20 90...
Page 21: ...Technical Reference Manual TMDXEVM6657L SPRUHG7 Revised August 2012 TMDXEVM6657LE Page 21 90...
Page 77: ...Technical Reference Manual TMDXEVM6657L SPRUHG7 Revised August 2012 TMDXEVM6657LE Page 77 90...