RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
DFET
F
CFET
F
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RSVD
RSVD
RSVD
VIMA
VIMR
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
SOV
RSVD
RSVD (Bits 31–18)
: Reserved
DFETF (Bit 17)
: Discharge FET Failure
1 = Detected
0 = Not Detected
CFETF (Bit 16)
: Charge FET Failure
1 = Detected
0 = Not Detected
RSVD (Bits 15–13)
: Reserved
VIMR (Bit 12)
: Voltage Imbalance While Pack Is At Rest Failure
1 = Detected
0 = Not Detected
VIMA (Bit 11)
: Voltage Imbalance While Pack Is Active Failure
1 = Detected
0 = Not Detected
RSVD (Bits 10–2)
: Reserved
SOV (Bit 1)
: Safety Cell Overvoltage Failure
1 = Detected
0 = Not Detected
RSVD (Bit 0)
: Reserved
12.2.30 MACSubcmd() 0x0054 OperationStatus
This command returns the
OperationStatus()
flags on
MACData()
.
Status
Condition
Action
Activate
0x0054 to
MACSubcmd()
Outputs
OperationStatus()
flags on
MACData()
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RSVD
RSVD
EM
SHUT
CB
SLP
CC
SLP
AD
SMBL
CAL
INIT
SLEEP
M
XL
CAL_O
FF
SET
CAL
AUTO
CALM
AUTH
RSVD
SDM
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
SLEEP SEC1
SEC0
PF
SS
SDV
SEC1
SEC0
RSVD
RSVD
RSVD
RSVD
RSVD
CHG
DSG
RSVD
RSVD (Bits 31–30)
: Reserved
EMSHUT (Bit 29)
: Emergency FET Shutdown
I2C Commands
82
BQ28Z610-R2
Copyright © 2022 Texas Instruments Incorporated