background image

Chapter 5: Running Setup

5-15

no display activity for the length of time specified in the Standby Timeout

(Minute) option, the computer enters a power-saving state.  The settings

are Monitor or Ignore.

Device 6 (Serial port 1)

Device 7 (Serial port 2)

Device 8 (Parallel port)

Device 5 (Floppy disk)

Device 0 (Primary Master IDE)

Device 1 (Primary Slave IDE)

Device 2 (Secondary Master IDE)

Device 3 (Secondary Slave IDE)

When set to Monitor, these options enable event monitoring on the

specified hardware interrupt request line.  If set to Monitor and the

computer is in a power-saving state, AMIBIOS watches for activity on the

specified IRQ line.  The computer enters the Full-On state if any activity

occurs.  AMIBIOS reloads the Standby and Suspend timeout timers if

activity occurs on the specified IRQ line.  Note: The Optimal default

setting for each option is Ignore with the exception of Devices 0

(Primary Master IDE) and 6 (Serial Port 1), which should be set to

Monitor.  The Fail-Safe default for each option is Monitor.

LAN Wake-Up

RTC Wake-UP

The options for LAN Wake-Up and RTC Wake-Up are Disabled or

Enabled When enabled, the Hour and Minute functions become

available.

PCI/PnP Setup

Plug and Play-Aware OS

The settings for this option are No or Yes.  Set this option to Yes if the

operating system in the computer is aware of and follows the Plug and

Play specifications.  AMIBIOS only detects and enables PnP ISA adapter

cards that are required for system boot.  Currently, only Windows 95 and

Windows 98 are PnP-Aware.  Set this option to No if the operating

system (such as DOS, OS/2 or Windows 3.x) does not use PnP.  You

must set this option correctly.  Otherwise, PnP-aware adapter cards

installed in the computer will not be configured properly.

Summary of Contents for SUPER P6DGH

Page 1: ...SUPER P6DGH USER S AND BIOS MANUAL Revision 1 0 SUPER...

Page 2: ...WILL SUPERMICRO COMPUTER BE LIABLE FOR DIRECT INDIRECT SPECIAL INCIDENTAL OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION EVEN IF ADVISED OF THE POSSIBI...

Page 3: ...on Chapter 1 Introduction describes the features specifications and performance of the SUPER P6DGH system board provides detailed information about the chipset and offers warranty information Refer to...

Page 4: ...setup configuration stored in memory Instruc tions are also included for contacting a technical assistance sup port representative returning merchandise for service and visiting our website for BIOS...

Page 5: ...1 8 1 3 ACPI PC 98 Features 1 11 1 4 Chipset Overview 1 12 1 5 Wake On LAN 1 13 1 6 Power Supply 1 13 1 7 Winbond Super I O Controller 1 14 1 8 AIC 7896 SCSI Controller 1 15 1 9 Warranty Technical Sup...

Page 6: ...16 Universal Serial Bus 2 16 PS 2 Mouse Header 2 17 Serial Ports 2 17 Power On Off State 2 18 CMOS Clear 2 18 Overheat LED 2 19 Buzzer Overheat Notification 2 19 Chassis Intrusion Connector 2 19 Wake...

Page 7: ...Interface 2 34 ULTRA II LVD SCSI Interfaces 2 35 Wide SCSI Interface 2 36 Chapter 3 Troubleshooting 3 1 Troubleshooting Procedures 3 1 Before Power On 3 1 Troubleshooting Flowchart 3 1 No Power 3 2 No...

Page 8: ...7 Power Management 5 13 PCI PnP Setup 5 15 Peripheral Setup 5 18 5 2 Security Setup 5 21 5 3 Utility Setup 5 22 Anti Virus 5 22 Language 5 22 5 4 Default Settings 5 22 Optimal Default 5 22 Fail Safe D...

Page 9: ...ode 2 21 JP917 i960 Jumper 2 21 JP918 i960 Reset Mode 2 21 JP919 i960 Retry Mode 2 21 JP920 i960 Disable Mode 2 21 JP921 i960 BIST Mode 2 21 JP924 i960 Jumper 2 21 Connector Function Page AGP AGP Port...

Page 10: ...s Intrusion 2 18 JOH1 Overheat LED 2 18 JP20 JP21 COM 1 COM 2 2 16 JP25 PS 2 Mouse Header 2 16 JT1 JT2 CPU1 CPU2 Fans 2 19 JT3 Thermal Overheat Fan 2 19 PW1 Main AT Power Connector 2 10 PW2 Main ATX P...

Page 11: ...the CPU and I O devices by broad ening the bandwidth of graphics to memory It delivers a maximum of 532 MB s 2x transfer mode which is quadruple the PCI speed The I2 O architecture of the SUPER P6DGH...

Page 12: ...e I O function The onboard PCI to PCI bridge enables designers to connect I O components directly to the PCI bus and to also add additional PCI slots The bridge improves overall system performance by...

Page 13: ...on Utility for Windows 95 a BIOS Flash Upgrade Utility a DMI Browser for Windows 95 98 a DMI Wizard the SUPERMICRO SU PER Doctor Utility ver 1 31a and Intel s LANDesk Client Manager for Windows NT and...

Page 14: ...1 4 SUPER P6DGH User s Manual SUPER P6DGH Figure 1 1 SUPER P6DGH Motherboard Image...

Page 15: ...BIOS 1 JP20 JP25 PS 2 MOUSE 1 1 1 USB J17 J18 SBLINK PW_ON JP11 JA5 J2 JP917 JP921 JP920 JP919 JP918 JP915 JA4 JB2 JB3 JB4 1 PCI 1 CMOS Clear J74 AT KB J36 Bank0 Bank1 Bank2 Bank3 JB1 SPEAKER KEY LOC...

Page 16: ...Chipset Intel 440GX Expansion Slots 9 PCI slots 2 ISA slots 1 AGP slot BIOS 2 MB AMI Flash BIOS DMI 2 0 Plug and Play PnP PC Health Monitoring 781D Seven onboard voltage monitors for CPU cores 3 3V 5...

Page 17: ...ne 50 pin 8 bit Ultra SCSI connector RAIDport for Adaptec ARO 1130CA2 RAIDport III card Two EIDE Bus Master interfaces that support Ultra DMA 33 and Mode 4 One floppy interface Two UART 16550A serial...

Page 18: ...PC health monitor can check the RPM status of the cooling fans The onboard 3 pin CPU fans are controlled by the ACPI BIOS and the ACPI enabled operating system The thermal fan is con trolled by the o...

Page 19: ...gram can also give an on screen indication when the system overheats Chassis Intrusion Detection The chassis intrusion circuitry can detect unauthorized intrusion to the system The chassis intrusion c...

Page 20: ...V to 3 5V This will allow the regulator to run cooler and thus make the system more stable Intel LANDesk Client Manager LDCM Support As the computer industry grows PC systems have become more complex...

Page 21: ...age ment ACPI provides a generic system event mechanism for Plug and Play and an operating system independent interface for con figuration control ACPI leverages the Plug and Play BIOS data structures...

Page 22: ...ter a SoftOff state The monitor will be suspended and the hard drive will spin down Pressing the power button again will cause the whole system to wake up During the SoftOff state the ATX power supply...

Page 23: ...t 33 MHz This interface implementation is com pliant with the PCI Rev 2 1 Specification The AGP interface is based on AGP Specification Rev 1 0 It can support up to 133 MHz 532 MB s data transfer rate...

Page 24: ...ed power distribution 1 7 Winbond Super I O Controller The disk drive adapter functions of the Super I O chip include a floppy disk drive controller that is compatible with industry standard 82077 765...

Page 25: ...e of 80 MB s Connectors include two 68 pin 16 bit Ultra Wide SCSI connectors JA1 and JA2 and one 50 pin 8 bit Ultra SCSI connector JA3 The AIC 7896 Ultra II SCSI chip con nects to a 32 bit PCI bus You...

Page 26: ...per Micro Computer Inc warrants its products to be free from defects in material and workmanship The warranty period is for two years 24 months beginning from the original purchase date Super Micro sh...

Page 27: ...S This warranty is in lieu of any other warranty expressed or implied In no event will Super Micro be held liable for incidental or conse quential damages such as loss of revenue or loss of business a...

Page 28: ...tion mechanism attachment mount under the motherboard Do this before mounting the motherboard in the chassis Do not screw it too tight Mount the two black plastic pegs on the motherboard Figure 2 1 Th...

Page 29: ...utside edge of the support If the supports are reversed the holes will not line up with the pegs on the motherboard Slide each support toward the center of the processor until the support is seated in...

Page 30: ...at the fan shroud is facing toward the pegs on the motherboard Slide the processor C into the reten tion mechanism and slide the supports onto the pegs Ensure that the pegs on the motherboard slide in...

Page 31: ...ing the clip forward Push the latches on the processor B outward until they click into place in the retention mechanism The latches must be secured for the proper electrical connection of the processo...

Page 32: ...Installing the URM be sure the Left L and the Right R sides are placed accordingly 2 Lift both arms upright and slide the processor into the socket noting that the notches need to line up These direc...

Page 33: ...2 6 SUPER P6DGH User s Manual Figure 2 6 Installing a Slot 1 Processor...

Page 34: ...il it is freed from Slot 1 Lift the other end of the processor until it is freed from Slot 1 Lift the entire processor with the fan heat sink supports still attached until it is free from the retentio...

Page 35: ...stem board and peripherals back into their antistatic bags when not in use For grounding purposes be sure your computer system s chassis allows for excellent conductive contact between its power suppl...

Page 36: ...PU Speed Bus Frequency CPU Core Bus Ratio 266 MHz 4 0 66 MHz Table 2 1 Pentium II Speed Selection CPU Core JB1 JB2 JB3 JB4 Bus Ratio 3 0 ON OFF ON ON 3 5 OFF OFF ON ON 4 0 ON ON OFF ON 4 5 OFF ON OFF...

Page 37: ...r settings on page 2 23 AT Power Attach the power supply cables to PW1 Do not force the cables but make sure they are fully seated The two black wires on each power connector for PW1 will sit next to...

Page 38: ...ire to be connected 6 Ground Black wire to be connected 7 Ground Black wire to be connected 8 Ground Black wire to be connected 9 5 VCC 10 5 VCC 11 5 VCC 12 5 VCC Table 2 4 Secondary AT Power Connecto...

Page 39: ...Function Number Function PW2 1 3 3V 11 3 3V ATX 2 3 3V 12 12V Power 3 COM 13 COM 4 5V 14 PS ON 5 COM 15 COM 6 5V 16 COM 7 COM 17 COM 8 PW OK 18 5V 9 5VSB 19 5V 10 12V 20 5V Table 2 6 Secondary ATX Pow...

Page 40: ...he 4 second feature you need to enable the Power Management APM in the BIOS and set the Power Button Function to Suspend See Table 2 7 for pin definitions Table 2 7 PW_ON Connector Pin Definitions Pin...

Page 41: ...in Definitions Pin Number Definition 12 Ground 13 Reset Keylock Power LED Connector The keylock power LED connector is located on pins 5 to 9 of JF1 See Table 2 10 for pin definitions Pins 5 and 7 are...

Page 42: ...tions Table 2 11 Hard Drive LED Pin Definitions Pin Number Definition 1 5V 2 HD Active 3 HD Active 4 5V Speaker Connector The speaker connector is located on pins 10 to 13 of JF1 See Table 2 12 for p...

Page 43: ...ard Connector Pin Definitions Pin Number Function 1 Keyboard clock 2 Keyboard data 3 Spare 4 Ground 5 5 VDC Universal Serial Bus The Universal Serial Bus is located on J17 and J18 See Table 2 14 for p...

Page 44: ...s Pin Pin Number Function Number Function 1 NC 2 NC 3 NC 4 CLK 5 NC 6 VCC 7 Data 8 NC 9 GND Serial Ports Serial port COM1 is located on J20 and serial port COM2 is located on J21 See Table 2 16 for pi...

Page 45: ...y power to the system or when the system comes back from an AC power failure When set to 2 3 the system will remain off when AC power returns Table 2 17 Power On Off State Pin Definitions Connector Ju...

Page 46: ...ble 2 20 for setting BZ_ON to either enable or disable buzzer BZ1 as an overheat warning Table 2 20 Buzzer Enable Jumper Settings Jumper Position Function ON Enable Buzzer OFF Disable Buzzer Chassis I...

Page 47: ...pecification 2 01 for the WOL function to work Table 2 22 Wake on LAN Pin Definitions Pin Number Function 1 5V Standby 2 Ground 3 Wake up Fan Connectors The CPU fans are located on JT1 JT2 and JT3 The...

Page 48: ...n Pin Number Function Number Function 1 CD 6 DSR 2 TXD 7 CTS 3 RXD 8 RTS 4 DTR 9 N C 5 GND i960 Fail LED Indicator ID4 is used to determine whether Mode 3 of the i960 RD IO proces sor is functioning p...

Page 49: ...PCI PCI bridge Table 2 26 i960 Mode Settings Jumper Mode 3 Mode 0 default JP915 OFF OFF JP918 OFF ON JP919 OFF ON JP920 OFF OFF JP921 ON ON i960 Jumper Settings Refer to Table 2 27 for more jumper set...

Page 50: ...or pin definitions Table 2 28 I2 C Pin Definitions SLED SCSI LED Indicator The SLED connector is used to provide an LED indication of SCSI activity Refer to Table 2 29 for connecting the SCSI LED Tabl...

Page 51: ...e settings See page 2 10 for connecting power cables The default setting is for AT power mode See precautions below Table 2 30 JATPWR and JP100 Jumper Settings Mode JATPWR JP100 ATX AT Note For heavy...

Page 52: ...he results of installing jumpers at these locations Table 2 31 SCSI Termination Jumper Settings JA7 On Enables termination of high bytes on JA2 Off No termination of high bytes on JA2 JA6 On Enables t...

Page 53: ...unction Pin Function Number Number SBLINK Connector The SBLINK connector is included for audio cards residing in a PCI slot when used with a serial IRQ See the website of Creative Labs at www soundbla...

Page 54: ...x4 x8 and x16 If you are using the x4 type you can populate the DIMM slots with either 4 single sided or 2 double sided memory mod ules For memory configurations of 512 MB EDO DIMMs or higher it is r...

Page 55: ...down until it snaps into place Pay attention to the two notches To Remove Use your thumb to gently push the edge of the socket and release the module Do this on both sides for each module Note Notches...

Page 56: ...socket 3 Insert each SIMM module into its socket at an angle Gently press the SIMM module until it snaps upright into place in the socket Removing DIMM Modules 1 Remove DIMM modules in any order 2 Ge...

Page 57: ...ard disk drive requires a SCSI ribbon cable with 68 wires A single IDE hard disk drive cable has two connectors to provide for two drives To select an IDE disk drive as C you would nor mally set the d...

Page 58: ...t 3 10 GND 11 Data Bit 4 12 GND 13 Data Bit 5 14 GND 15 Data Bit 6 16 GND 17 Data Bit 7 18 GND 19 ACJ 20 GND 21 BUSY 22 GND 23 PE 24 GND 25 SLCT Pin Pin Number Function Number Function Parallel Port C...

Page 59: ...Number Function Number Function 1 GND 2 FDHDIN 3 GND 4 Reserved 5 Key 6 FDEDIN 7 GND 8 Index 9 GND 10 Motor Enable 11 GND 12 Drive Select B 13 GND 14 Drive Select A 15 GND 16 Motor Enable 17 GND 18 D...

Page 60: ...D 3 Host Data 7 4 Host Data 8 5 Host Data 6 6 Host Data 9 7 Host Data 5 8 Host Data 10 9 Host Data 4 10 Host Data 11 11 Host Data 3 12 Host Data 12 13 Host Data 2 14 Host Data 13 15 Host Data 1 16 Hos...

Page 61: ...ND SBA4 SBA6 KEY KEY KEY KEY AD31 AD29 VCC3 3 AD27 AD25 GND AD_STB1 AD23 A 12V Spare Reserved USB GND INTA RST GNT VCC3 3 ST1 Reserved PIPE GND Spare SBA1 VCC3 3 SBA3 Reserved GND SBA5 SBA7 KEY KEY KE...

Page 62: ...TERMPWR RESERVED GROUND ATN GROUND BSY ACK RST MSG SEL C D REQ I O DB 8 DB 9 DB 10 DB 11 Connector Contact Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32...

Page 63: ...GND 20 GND 21 GND 22 GND 23 GND 24 GND 25 GND Pin Number Function 26 DB 0 27 DB 1 28 DB 2 29 DB 3 30 DB 4 31 DB 5 32 DB 6 33 DB 7 34 DB P 35 GND 36 GND 37 Reserved 38 Termpwr 39 Reserved 40 GND 41 ATN...

Page 64: ...cards except the video graphics card Be sure the video graphic card is inserted properly 4 Install the CPU a chassis speaker and a power LED to the motherboard Check all the jumper settings as well 5...

Page 65: ...connections especially under the motherboard 3 Check the jumpers settings clock speed and voltage settings 4 Use the speaker to determine if any beep codes exist Refer to Appendix A for details about...

Page 66: ...ufacturer Super Micro does not sell directly to end users so it is best to check with your distributor or reseller for troubleshooting services They should know of any possible problem s with the spec...

Page 67: ...able the ECC function 2 Registered SDRAM and unbuffered SDRAM cannot be mixed 3 Mixing PC 100 DIMMs and PC 66 DIMMs will result in an unex pected memory count or system errors 4 The user should popula...

Page 68: ...drive A Press and hold CTRL and Home at the same time then turn on the power with these keys pressed until your floppy drive starts reading Your screen will remain blank until the BIOS program is don...

Page 69: ...lities as long as the BIOS has control of the sys tem When this feature is disabled or when the BIOS is not in control such as during the memory count the first screen that ap pears when the system is...

Page 70: ...nty service will be rendered You can obtain service by calling your vendor for a Returned Merchandise Authorization RMA number When returning to the manufacturer the RMA number should be prominently d...

Page 71: ...mation when the com puter is turned off The original IBM AT had 64 bytes of nonvolatile memory storage in CMOS RAM All AT compatible systems have at least 64 bytes of CMOS RAM which is usually part of...

Page 72: ...rts the LS120 drive made by Matsushita Kotobuki Electronics Industries Ltd The LS120 can be used as a boot de vice and is accessible as the next available floppy drive AMIBIOS supports PC Health Monit...

Page 73: ...PCI Onboard SCSI IRQ 10 PCI Onboard SCSI IRQ 10 PCI Slot 4 VGA IRQ 11 AMIBIOS Setup See the following page for examples of the AMIBIOS Setup screen featuring options and settings Figure 4 1 shows the...

Page 74: ...BIOS User s Manual 4 4 Figure 4 1 Setup Option Highlighted Figure 4 2 Settings for Standard Option...

Page 75: ...Select Auto Detect IDE to let AMIBIOS automatically configure the drive A screen with a list of drive parameters then appears Click on OK to configure the drive Type How to Configure SCSI Select Type...

Page 76: ...of cylinders in the disk drive Heads The number of heads Write The size of sectors get progressively smaller as the track Precompensation diameter diminishes Yet each sector must still hold 512 bytes...

Page 77: ...option replaces the old Above 1 MB Memory Test Advanced Setup option The settings are Setting Description Disabled AMIBIOS tests all system memory AMIBIOS waits for up to 40 seconds for a READY signa...

Page 78: ...so on For example if the system has a hard disk connected to the Primary Slave and another hard disk connected to the Secondary Master then the 1st IDE HDD will be referred to as the hard disk connec...

Page 79: ...in unchanged even if this setup question is selected as Force BIOS If selected as Keep Current then the current display mode will remain unchanged Floppy Access Control The settings for this option ar...

Page 80: ...able When set to Enabled the contents of the F0000h system memory segment can be read from or written to cache memory The contents of this memory segment are always copied from the BIOS ROM to system...

Page 81: ...ROM area from C0000h C7FFFh are copied from ROM to RAM and can be written to or read from cache memory Chipset Setup USB Function The settings for this option are Enabled or Disabled Set this option...

Page 82: ...indicate that all the snoop activity on the CPU bus on behalf of the last PCI DRAM write transaction is complete and that it is safe to send the APIC interrupt message The settings for this option ar...

Page 83: ...is done EC Multibit errors are detected and reported as parity errors Single bit errors are corrected by the chipset Corrected bits of data from memory are not written back to DRAM system memory ECC M...

Page 84: ...ccess cycle if SDRAM is installed The settings are Auto AMIBIOS automatically determines the optimal delay 2 SCLKs or 3 SCLKs Note The Optimal default setting is Auto and the Fail Safe default setting...

Page 85: ...s Since the monochrome adapter may be on the PCI or ISA bus the GX must decode cycles in the MDA range and forward them to PCI The settings for this option are Yes or No Set this option to Yes to let...

Page 86: ...X releases the USB bus when idle to maximize USB bus usage The settings for this option are Enabled or Disabled Set this option to Enabled to enable passive release for USB PIIX4 Passive Release This...

Page 87: ...power button mounted externally on the computer chassis is to be used The settings are Suspend or On Off When set to On Off pushing the power button turns the computer on or off When set to Suspend pu...

Page 88: ...nd suspend timeout timer unit The settings are 32 secs 4 msecs 4 min or 4 secs Standby Timeout This option specifies the length of a period of system inactivity while in the full power on state When t...

Page 89: ...s on the specified IRQ line Note The Optimal default setting for each option is Ignore with the exception of Devices 0 Primary Master IDE and 6 Serial Port 1 which should be set to Monitor The Fail Sa...

Page 90: ...Enabled if any ISA adapter card installed in the system requires VGA palette snooping PCI IDE Busmaster The settings for this option are Disabled or Enabled Set to Enabled to specify that the IDE Cont...

Page 91: ...iority order DMA Channel 0 DMA Channel 1 DMA Channel 3 DMA Channel 5 DMA Channel 6 DMA Channel 7 These DMA channels control the data transfer between the I O devices and the system memory The chipset...

Page 92: ...gacy ISA adapter cards The settings are C0000 C4000 C8000 CC000 D0000 D4000 D8000 or DC000 PCI Device Search Order This option specifies the direction the PCI buses will be scanned The settings are Fi...

Page 93: ...Monitoring Motherboards with W83781D have seven onboard voltage monitors for the CPU core the CPU I O 3 3V 5V 5V 12V and 12V and three fan status monitors Onboard FDC This option enables the FDC Flop...

Page 94: ...ies the parallel port mode The settings are Normal Bi Dir EPP or ECP When set to Normal the normal parallel port mode is used Use Bi Dir to support bidirectional transfers Use EPP Enhanced Parallel Po...

Page 95: ...If you do not want to use a password just press Enter when the password prompt appears The password check option is enabled in the Advanced Setup by choosing either Always or Setup The password is sto...

Page 96: ...t settings for this option are English 5 4 Default Settings Every option in the WinBIOS Setup contains two default settings a Fail Safe default and an Optimal default Optimal Default The Optimal defau...

Page 97: ...Chapter 5 Running Setup 5 23 Notes...

Page 98: ...on the screen Fatal errors are those which will not allow the system to continue the boot up procedure If a fatal error occurs you should consult with your system manufacturer for possible repairs Th...

Page 99: ...r 6 8042 Gate A20 Failure The keyboard controller 8042 contains the Gate A20 switch which allows the CPU to operate in virtual mode This error means that the BIOS cannot switch the CPU into protected...

Page 100: ...t still beeps replace the keyboard controller If it still beeps try a different keyboard or replace the keyboard fuse if the keyboard has one 8 times there is a memory error on the video adapter Repla...

Page 101: ...Timer Error Most ISA computers include two times There is an error in time 2 CMOS Battery State Low CMOS RAM is powered by a battery The battery power is low Replace the battery CMOS Checksum Failure...

Page 102: ...ollow the screen instructions Display Switch Some computers require a video switch on the Not Proper motherboard be set to either color or monochrome Turn the computer off set the switch then power on...

Page 103: ...No ROM BASIC Cannot find a bootable sector on either disk drive A or hard disk drive C The BIOS calls INT 18h which generates this message Use a bootable disk Off Board Parity error in memory installe...

Page 104: ...ing cache memory 06 Uncompressing the post code unit next 07 Next initializing the CPU init and the CPU data area 08 The CMOS checksum calculation is done next 0B Next performing any required initiali...

Page 105: ...he 8254 timer test will begin next 19 The 8254 timer test is over Starting the memory refresh test next 1A The memory refresh test line is toggling Checking the 15 second on off time next 23 Reading t...

Page 106: ...ntrol to BIOS POST Performing any required processing after the video ROM had control 2E Completed post video ROM test processing If the EGA VGA controller is not found performing the display memory r...

Page 107: ...0 0 next 45 Data initialized Checking for memory wraparound at 0 0 and finding the total system memory size next 46 The memory wraparound test has completed The memory size calculation has been compl...

Page 108: ...djusting the displayed memory size for relocation and shadowing next 51 The memory size display was adjusted for relocation and shadowing Testing the memory above 1 MB next 52 The memory above 1 MB ha...

Page 109: ...he output buffer and checking for stuck keys Issuing the keyboard reset command next 81 A keyboard reset error or stuck key was found Issuing the keyboard controller interface test command next 82 The...

Page 110: ...mouse check and extended BIOS data area allocation check next 8C Programming the WINBIOS Setup options next 8D The WINBIOS Setup options are programmed Resetting the hard disk controller next 8F The...

Page 111: ...on after the coprocessor test next 9E Initialization after the coprocessor test is complete Checking the extended keyboard keyboard ID and Num Lock key next Issuing the keyboard ID command next A2 Dis...

Page 112: ...B1 Copying any code to specific areas D0h The NMI is disabled Power on delay is starting Next the initialization cade checksum will be verified D1h Initializing the DMA controller Performing the keybo...

Page 113: ...BIOS User s Manual B 10 If either Ctrl Home was pressed or the system BIOS checksum is bad the system will next go to checkpoint code E0h Otherwise it will go to checkpoint code D7h...

Reviews: