Supero SUPER P6DGH, User Manual

Page: 23 / 113

1-13
Chapter 1: Introduction
ler and data path, the chipset supports the Accelerated Graphics
Port (AGP) interface. AGP is a high performance, component level
interconnect targeted at 3D applications and is based on a set of
performance enhancements to PCI. The I/O subsystem portion of
the 440GX platform is based on the PIIX4, a highly integrated ver-
sion of Intel's PCI-to-ISA bridge family.
The PCI/AGP and system bus interface controller (82443GX) sup-
ports up to two Pentium II processors. It provides an optimized 72-
bit DRAM interface (64-bit data plus ECC). This interface supports
3.3V DRAM technologies. The controller provides the interface to a
PCI bus operating at 33 MHz. This interface implementation is com-
pliant with the PCI Rev 2.1 Specification. The AGP interface is
based on AGP Specification Rev 1.0. It can support up to 133 MHz
(532 MB/s) data transfer rates.
1-5 Wake-On-LAN (WOL) (ATX power only)
Wake on LAN is defined as the ability of a management application
to remotely power up a computer which is powered off. Remote PC
setup, updates and asset tracking can occur after-hours and on
weekends, so daily LAN traffic is kept to a minimum and users are
not interrupted.
The motherboard has a 3-pin header (WOL) that connects to the 3-
pin header on the Network Interface Card (NIC), which has WOL
capability.
1-6 Power Supply
As with all computer products, a stable power source is necessary
for proper and reliable operation. It is even more important for
Pentium II processors that have high CPU clock rates of 300 MHz
and above.