Schweitzer Engineering Laboratories SEL-167D, Instruction Manual

Page: 20 / 123

Date Code 920320 Table of Contents i
SEL-267D/167D Instruction Manual
SPECIFICATIONS
TABLE OF CONTENTS
Relay Standards and Input Parameters.................................................................................................. 2-1
Detailed Specifications ......................................................................................................................... 2-3
Hardware Description .......................................................................................................................... 2-5
Signal Processing ................................................................................................................................. 2-6
Inputs and Outputs............................................................................................................................... 2-6
Definition of Logic Variables ........................................................................................................... 2-10
Logic Description............................................................................................................................. 2-11
Intermediate Logic ........................................................................................................................... 2-13
Relay Word ..................................................................................................................................... 2-14
Output Equations ............................................................................................................................. 2-15
Reclosing Relay ............................................................................................................................... 2-17
Targets ............................................................................................................................................ 2-17
Self Tests
.................................................................................................................................... 2-18
Setting Procedure ............................................................................................................................. 2-20
Event Report.................................................................................................................................... 2-21
Fault Locator ................................................................................................................................... 2-21
Directional Elements ........................................................................................................................ 2-24
Time-Overcurrent Elements and Curves............................................................................................ 2-25
Time-Overcurrent Curve Equations .................................................................................................. 2-26
Logic Diagrams ............................................................................................................................... 2-31
TABLES
Table 2.2: Input Parameters.............................................................................................................. 2-7
Table 2.3: Relay Outputs.................................................................................................................. 2-9
Table 2.4: Relay Word ................................................................................................................. 2-14
Table 2.5: Relay Word Bit Summary ............................................................................................ 2-15
Table 2.6: Front Panel Target Conditions for Illumination............................................................. 2-17
Table 2.7: Power Supply Self Test Limits..................................................................................... 2-18
Table 2.8: Self Test Summary ...................................................................................................... 2-20
FIGURES
Figure 2.1: Hardware Block Diagram ................................................................................................ 2-5
Figure 2.2: Programmable Trip Logic Diagram.............................................................................. 2-16
Figure 2.3: Time-Overcurrent Element Moderately Inverse Time Characteristic.............................. 2-27
Figure 2.4: Time-Overcurrent Element Inverse Time Characteristic ................................................ 2-28
Figure 2.5: Time-Overcurrent Element Very Inverse Time Characteristic........................................ 2-29
Figure 2.6: Time-Overcurrent Element Extremely Inverse Time Characteristic................................ 2-30
Logic Diagrams ............................................................................................................................... 2-31