Renesas 7700 FAMILY, User Manual

Page: 139 / 540

TIMER B
6–10 7751 Group User’s Manual
6.3 Timer mode
6.3.1 Setting for timer mode
Figure 6.3.2 shows an initial setting example for registers relevant to the timer mode.
Note that when using interrupts, set up to enable the interrupts. For details, refer to “Chapter 4. INTERRUPTS.”
Fig. 6.3.2 Initial setting example for registers relevant to timer mode
b7 b0
Count source select bits
0 0 : f
2
/f
4
0 1 : f
16
/f
32
1 0 : f
64
/f
128
1 1 : f
512
/f
1024
Selecting timer mode and count source
Timer Bi mode register (i = 0 to 2)
(Addresses 5B
16
to 5D
16
)
Setting count start bit to “1”
b7 b0
Count start register (Address 40
16
)
Timer B0 count start bit
Timer B1 count start bit
Timer B2 count start bit
b7 b6
Setting interrupt priority level
b7 b0
Timer Bi interrupt control register (i = 0 to 2)
(Addresses 7A
16
to 7C
16
)
Interrupt priority level select bits
When using interrupts, set these bits to level 1–7.
When disabling interrupts, set these bits to level 0.
✕
: It may be either “0” or “1.”
Selection of timer mode
Note: The counter divides the count source by n + 1.
Setting divide ratio
b7
b0
Can be set to “0000
16
” to “FFFF
16
” (n).
(b15) (b8)
b7
b0
Timer B0 register (Addresses 51
16
, 50
16
)
Timer B1 register (Addresses 53
16
, 52
16
)
Timer B2 register (Addresses 55
16
, 54
16
)
0 0
✕ ✕ ✕
Count starts