511
CHAPTER 22 INTERRUPT FUNCTIONS
t
SMP
Sampling Clock
INTP0
PIF0
“L”
Because INTP0 level is not active in sampling,
PIF0 output remains at low level.
When the setting INTP0 input level is active twice in succession, the noise eliminator sets interrupt request
flag (PIF0) to 1.
Figure 22-8 shows the noise eliminator input/output timing.
Figure 22-8. Noise Eliminator Input/Output Timing (during Rising Edge Detection)
(a) When input is less than the sampling cycle (t
SMP
)
(b) When input is equal to or twice the sampling cycle (t
SMP
)
(c) When input is twice or more than the cycle frequency (t
SMP
)
t
SMP
Sampling Clock
INTP0
PIF0
Because sampling INTP0 level is active twice in succession in <2>,
PIF0 flag is set to 1.
<1>
<2>
t
SMP
Sampling Clock
INTP0
PIF0
When INTP0 level is active twice in succession,
PIF0 flag is set to 1.
Summary of Contents for PD78076
Page 2: ...2 MEMO ...
Page 12: ...12 MEMO ...
Page 48: ...48 MEMO ...
Page 64: ...64 MEMO ...
Page 82: ...82 MEMO ...
Page 100: ...100 MEMO ...
Page 130: ...130 MEMO ...
Page 180: ...180 MEMO ...
Page 222: ...222 MEMO ...
Page 248: ...248 MEMO ...
Page 288: ...288 MEMO ...
Page 308: ...308 MEMO ...
Page 364: ...364 MEMO ...
Page 494: ...494 MEMO ...
Page 526: ...526 MEMO ...
Page 544: ...544 MEMO ...
Page 558: ...558 MEMO ...
Page 580: ...580 MEMO ...
Page 596: ...596 MEMO ...
Page 598: ...598 MEMO ...
Page 626: ...626 MEMO ...