485
CHAPTER 20 SERIAL INTERFACE CHANNEL 2
<6>
5
4
3
2
1
0
<7>
Symbol
ASIM
TXE
RXE
PS1
PS0
CL
SL
ISRM
SCK
FF70H 00H R/W
Address After Reset R/W
SCK
0
1
Clock in Asynchronous Serial Interface Mode
Input clock from off-chip to ASCK pin
Dedicated baud rate generator output
ISRM
0
1
Control of Reception Completion Interrupt in Case
of Error Generation
Reception completion interrupt request generated
in case of error generation
Reception completion interrupt request not
generated in case of error generation
SL
Transmit Data Stop Bit Length Specification
CL
1
Character Length Specification
7 bits
8 bits
RXE
0
1
Receive Operation Control
Receive operation stopped
Receive operation enabled
TXE
0
1
Transmit Operation Control
Transmit operation stopped
Transmit operation enabled
PS1
0
1
0
1 bit
1
2 bits
0
Parity Bit Specification
No parity
Even parity
PS0
0
1
0 parity always added in transmission
No parity test in reception (parity error not
generated)
0
1
1
Odd parity
0
(b) Asynchronous serial interface mode register (ASIM)
ASIM is set with a 1-bit or 8-bit memory manipulation instruction.
RESET input sets ASIM to 00H.
When the 3-wire serial I/O mode is selected, 00H should be set in ASIM.
Summary of Contents for PD78076
Page 2: ...2 MEMO ...
Page 12: ...12 MEMO ...
Page 48: ...48 MEMO ...
Page 64: ...64 MEMO ...
Page 82: ...82 MEMO ...
Page 100: ...100 MEMO ...
Page 130: ...130 MEMO ...
Page 180: ...180 MEMO ...
Page 222: ...222 MEMO ...
Page 248: ...248 MEMO ...
Page 288: ...288 MEMO ...
Page 308: ...308 MEMO ...
Page 364: ...364 MEMO ...
Page 494: ...494 MEMO ...
Page 526: ...526 MEMO ...
Page 544: ...544 MEMO ...
Page 558: ...558 MEMO ...
Page 580: ...580 MEMO ...
Page 596: ...596 MEMO ...
Page 598: ...598 MEMO ...
Page 626: ...626 MEMO ...