543
CHAPTER 23 EXTERNAL DEVICE EXPANSION FUNCTION
Figure 23-12. External Memory Read Modify Write Timing in Separate Bus Mode
(a) No wait (PW1, PW0 = 0, 0) setting
(b) Wait (PW1, PW0 = 0, 1) setting
(c) External wait (PW1, PW0 = 1, 1) setting
Note
In the separate bus mode, use of the address strobe signal is not required though it is output from
the ASTB/P67 pin.
ASTB
Note
RD
WR
AD0 to AD7
A0 to A7
A8 to A15
Lower Address
Write Data
Higher Address
Lower Address
Hi-Z
Read Data
Lower Address
Higher Address
Lower Address
Internal Wait Signal
(1-clock wait)
Hi-Z
ASTB
Note
RD
WR
AD0 to AD7
A0 to A7
A8 to A15
Write Data
Read Data
ASTB
Note
RD
WR
Higher Address
Lower Address
AD0 to AD7
A0 to A7
A8 to A15
WAIT
Hi-Z
Lower Address
Write Data
Read Data
Summary of Contents for PD78076
Page 2: ...2 MEMO ...
Page 12: ...12 MEMO ...
Page 48: ...48 MEMO ...
Page 64: ...64 MEMO ...
Page 82: ...82 MEMO ...
Page 100: ...100 MEMO ...
Page 130: ...130 MEMO ...
Page 180: ...180 MEMO ...
Page 222: ...222 MEMO ...
Page 248: ...248 MEMO ...
Page 288: ...288 MEMO ...
Page 308: ...308 MEMO ...
Page 364: ...364 MEMO ...
Page 494: ...494 MEMO ...
Page 526: ...526 MEMO ...
Page 544: ...544 MEMO ...
Page 558: ...558 MEMO ...
Page 580: ...580 MEMO ...
Page 596: ...596 MEMO ...
Page 598: ...598 MEMO ...
Page 626: ...626 MEMO ...