510
CHAPTER 22 INTERRUPT FUNCTIONS
Address
FF47H
00H
After
Reset
R/W
R/W
0
0
1
1
INTP0 Sampling Clock Selection
f
xx
/2
N
f
xx
/2
7
f
xx
/2
5
f
xx
/2
6
SCS1
7
0
Symbol
SCS
6
0
5
0
4
0
3
0
2
0
1
SCS1
0
SCS0
0
1
0
1
SCS0
MCS = 1
MCS = 0
f
x
/2
7
(39.1 kHz)
f
x
/2
5
(156.3 kHz)
f
x
/2
6
(78.1 kHz)
f
x
/2
8
(19.5 kHz)
f
x
/2
6
(78.1 kHz)
f
x
/2
7
(39.1 kHz)
(5) Sampling clock select register (SCS)
This register is used to set the valid edge clock sampling clock to be input to INTP0. When remote controlled
data reception is carried out using INTP0, digital noise is removed with sampling clocks.
SCS is set with an 8-bit memory manipulation instruction.
RESET input sets SCS to 00H.
Figure 22-7. Sampling Clock Select Register Format
Caution f
XX
/2
N
is a clock to be supplied to the CPU and f
XX
/2
5
, f
XX
/2
6
and f
XX
/2
7
are clocks to be supplied
to the peripheral hardware. f
XX
/2
N
stops in the HALT mode.
Remarks 1. N
:
Value (N = 0 to 4) at bits 0 to 2 (PCC0 to PCC2) of processor clock control register
2. f
XX
:
Main system clock frequency (f
X
or f
X
/2)
3. f
X
:
Main system clock oscillation frequency
4. MCS :
Bit 0 of oscillation mode selection register (OSMS)
5. Figures in parentheses apply to operation with f
X
= 5.0 MHz.
Summary of Contents for PD78076
Page 2: ...2 MEMO ...
Page 12: ...12 MEMO ...
Page 48: ...48 MEMO ...
Page 64: ...64 MEMO ...
Page 82: ...82 MEMO ...
Page 100: ...100 MEMO ...
Page 130: ...130 MEMO ...
Page 180: ...180 MEMO ...
Page 222: ...222 MEMO ...
Page 248: ...248 MEMO ...
Page 288: ...288 MEMO ...
Page 308: ...308 MEMO ...
Page 364: ...364 MEMO ...
Page 494: ...494 MEMO ...
Page 526: ...526 MEMO ...
Page 544: ...544 MEMO ...
Page 558: ...558 MEMO ...
Page 580: ...580 MEMO ...
Page 596: ...596 MEMO ...
Page 598: ...598 MEMO ...
Page 626: ...626 MEMO ...