![background image](http://html1.mh-extra.com/html/easy/xlogic/xlogic_user-manual_3497011079.webp)
77
77
77
77
Description
Description
Description
Description of
of
of
of the
the
the
the function
function
function
function
With the 0 to 1 transition at input En, a random time (on delay time) between 0 s and T
H
is set
and triggered. If the status at input En is 1 at least for the duration of the on delay, the output
is set to 1 when this on delay time has expired.
The time is reset if the status at input En is reset to 0 before the on delay time has expired.
When input En is reset 0, a random time (off delay time) between 0 s and T
L
is set and
triggered.
If the status at input En is 0 at least for the duration of the off delay time, the output Q is reset
to 0 when the off delay time has expired.
The time is reset if the status at input En returns to 1 before the on delay time has expired.
4
4
4
4.4.9
.4.9
.4.9
.4.9 Stairway
Stairway
Stairway
Stairway lighting
lighting
lighting
lighting switch
switch
switch
switch
Short
Short
Short
Short description
description
description
description
The edge of an input pulse triggers a configurable time. The output is reset when this time has
expired. An off warning can be output prior to the expiration of this time.
Parameter
Parameter
Parameter
Parameter
Connection
Connection
Connection
Connection
Description
Description
Description
Description
Input
Trg
Trg
Trg
Trg
You trigger the time (off delay) for the stairway switch with
a signal at input Trg (Trigger).
Parameter
T:
T:
T:
T:
The output is reset (1 to 0 transition when the time T
has expired.
T
T
T
T
!!!!
Determines the triggering time for the pre-warning.
T
T
T
T
!L
!L
!L
!L
determines the length of the pre-warning time.
Retentivity
Retentivity
Retentivity
Retentivity
set (on) = the status is retentive in memory.
Output
Q
Q
Q
Q
Q is reset after the time T has expired. A warning signal can
be output before this time has expired.
Summary of Contents for xLogic
Page 1: ......
Page 2: ......
Page 102: ...100 100 100 100 B B B B Blocks Blocks Blocks Blocks...
Page 105: ...103 103 103 103 G G G G M M M M status status status status...
Page 106: ...104 104 104 104 H H H H AM AM AM AM value value value value...
Page 164: ...162 162 162 162 If the Memory Read block had been triggered the Q1 of ELC 12 CPU will be set 1...
Page 204: ...202 202 202 202 Step Step Step Step 6 6 6 6 Moving Moving Moving Moving...
Page 226: ...224 224 224 224...