Digital PRIORIS XL Server
Digital PRIORIS XL Server
Device Mapping
Device Mapping
MCS Logistics Engineering - Nijmegen
MCS Logistics Engineering - Nijmegen
83
83
P
R
I
O
R
I
S
X
L
CPU Memory Address Map (PC Compatibility Range)
Address Range
Function
Size
0000 to 7FFFF
Main memory
512 KB
80000 to 9FFFF
Main/PCI/ISA memory
128 KB
A0000 to BFFFF
PCI/ISA video buffer
memory
128 KB
C0000 to C7FFF
Video memory BIOS
32 KB
C8000 to DFFFF
PCI/ISA card BIOS and
buffer memory
96 KB
E0000 to EBFFF
ISA/PCI adapter RAM
after POST
Used by BIOS Setup
during POST
64 KB
(48 KB if SCSI BIOS enabled)
(1)
EC000 to EFFFF
SCSI BIOS (if enabled)
16 KB
(1)
F0000 to FFFFF
Planar BIOS memory
64 KB
(1)
32 KB for PRIORIS XL Server
CPU I/O Address Map
Range (hexadecimal)
Function
0000 to 0CF7
PCI I/O space
0CF8
Configuration space enable register
0CF9
Turbo and reset control register
0CFA to BFFF
PCI I/O space
C000 to CFFF
PCI configuration space
D000 to FFFF
PCI I/O space
I/O Address Map
Range (hexadecimal)
Function
060 to 064
Keyboard/mouse controller
0F0 to 0FF
Math co-processsor
1F0 to 1F7
IDE controller (if enabled)
278 to 27F
LPT2 (if enabled)
2F8 to 2FF
COM2 (if enabled)
378 to 37F
LPT1 (if enabled)
3BC to 3BE
LPT3 (if enabled)
3F0 to 3F7
Diskette controller (if enabled)
3F8 to 3FF
COM1 (if enabled)
