Digital PRIORIS XL Server
Digital PRIORIS XL Server
Service Procedures
Service Procedures
MCS Logistics Engineering - Nijmegen
MCS Logistics Engineering - Nijmegen
59
59
P
R
I
O
R
I
S
X
L
i486 CPU Module Jumper Settings
Figure 3- 21 shows the CPU module’s jumper location as well as secondary cache memory upgrade
sockets. (Figure 3 - 21,
A
).
The following table lists the factory default settings. If necessary,
refer to Chapter 5 “Device Mapping”
for memory mapping information.
Feature
Description
Setting
Cache size select (default
depends on the amount
installed at the factory)
128 KB
256 KB
J8, pins 1 and 2 jumpered
J9, pins 1 and 2 jumpered
J10, pins 1 and 2 jumpered
J8, pins 2 and 3 jumpered
J9, pins 2 and 3 jumpered
J10, pins 2 and 3 jumpered
CPU clock input (default
depends on the CPU installed
at the factory)
25 MHz
33 MHz
J12, pins 1 and 2 jumpered
J12, pins 2 and 3 jumpered
DEC00176-2
1
2
3
J12
J8
J9
J10
A
Figure 3 - 21 Secondary Cache Upgrade Sockets and Jumper Locations