66
Specifications
Section 2-2
Note
(1) Set using the MSKS instruction in direct mode or counter mode.
(2) Prohibiting repeated use of input terminal number
The input terminals are used for input interrupts, quick-response inputs,
high-speed counters, origin searches and normal inputs. Therefore, do
not use the input terminals repeatedly.
A priority is as follows when used repeatedly.
Origin search settings > High-speed counter settings > Input settings.
Input Specifications
Special High-speed Counter Inputs
Note
The power supply at the line-driver must 5 V
±
5% max.
CIO 1
00
Normal input
6
Interrupt
input 2
Quick-response
input 2
High-speed counter 3
(phase-Z/reset)
Pulse 3 origin input
signal
01
Normal input
7
Interrupt
input 3
Quick-response
input 3
---
Pulse 2 origin input
signal
02
Normal input
8
Interrupt
input 4
Quick-response
input 4
---
Pulse 1 origin input
signal (open collector)
03
Normal input
9
Interrupt
input 5
Quick-response
input 5
---
Pulse 0 origin input
signal (open collector)
04
Normal input
10
---
---
---
Pulse 1 origin proxim-
ity input signal
05
Normal input
11
---
---
---
Pulse 0 origin proxim-
ity input signal
Input terminal
block
Input operation setting
High-speed counter
operation setting
Origin search
function
Word
Terminal/
Bit
Normal
inputs
Interrupt
inputs
(See note.)
Quick-
response
inputs
High-speed counters 0 to 3
set to be used.
Origin search
function for pulse
outputs 0 and 1 set
to be used.
Item
High-speed counter inputs, phase A and
phase B
High-speed counter inputs, phase Z
Input voltage
RS-422A line-driver, AM26LS31 or equivalent (See note.)
Applicable inputs
Line-driver inputs
Input current
10 mA typical
13 mA typical
Circuit configuration
ON/OFF delay
• 1-MHz 50% duty ratio pulses, in phase-A or
phase-B pulse plus direction input mode, incre-
ment mode, or up/down mode
• Differential phase mode
• Phase Z
+
680
Ω
180 pF
330
Ω
330
Ω
−
Internal
circuits
180
Ω
+
560
Ω
6800 pF
180
Ω
−
Internal
circuits
OFF
ON
0.5
µ
s min.
0.5
µ
s min.
1
µ
s min.
OFF
ON
T
1
T
2
2
µ
s min.
OFF
ON
T
3
T
4
T
1
, T
2
, T
3
, T
4
: 0.5
µ
s min.
Phase A
Phase B
OFF
ON
90
µ
s min.
Содержание Sysmac CP1H
Страница 2: ......
Страница 3: ...CP1H X40D CP1H XA40D CP1H Y20DT D CP1H CPU Unit Operation Manual Revised October 2014...
Страница 4: ...iv...
Страница 10: ...x...
Страница 18: ...xviii...
Страница 22: ...xxii...
Страница 34: ...xxxiv Conformance to EC Directives 6...
Страница 76: ...42 Function Blocks Section 1 5...
Страница 176: ...142 CP series Expansion I O Unit Wiring Section 3 6...
Страница 372: ...338 Analog I O XA CPU Units Section 5 5...
Страница 578: ...544 Trouble Shooting Section 8 7...
Страница 622: ...588 Sample Application Section 9 12 Network Settings Network Tab Network Settings Driver Tab...
Страница 668: ...634 Standard Models Appendix A...
Страница 669: ...635 Appendix B Dimensions Diagrams X XA and Y CPU Units 90 100 110 140 150 8 85 Four 4 5 dia holes...
Страница 744: ...710 Auxiliary Area Allocations by Address Appendix D...
Страница 771: ...737 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 772: ...738 Connections to Serial Communications Option Boards Appendix F...
Страница 800: ...766 Specifications for External Power Supply Expansion Appendix H...
Страница 806: ...772 Index W Work Area 165 work bits 165 work words 165 write protection 379...
Страница 808: ...774 Revision History...
Страница 809: ......