NEC MC2200, Руководство пользователя

Страница: 113 / 142

Problem Solving 5-17
Code Beeps POST Routine Description
11 1-2-1-2 Load alternate registers with initial POST values
12 1-2-1-3 Restore CPU control word during warm boot
14 1-2-2-1 Initialize keyboard controller
16 1-2-2-3 BIOS ROM checksum
18 1-2-3-1 8254 timer initialization
1A 1-2-3-3 8237 DMA controller initialization
1C 1-2-4-1 Reset Programmable Interrupt Controller
20 1-3-1-1 Test DRAM refresh
22 1-3-1-3 Test 8742 Keyboard Controller
24 1-3-2-1 Set ES segment register to 4 GB
28 1-3-3-1 Autosize DRAM
2A 1-3-3-3 Clear 512K base RAM
2C 1-3-4-1 RAM failure on address line xxxx*
2E 1-3-4-3 RAM failure on data bits xxxx* of low byte on memory bus
30 1-4-1-1 RAM failure on data bits xxxx* of high byte on memory bus
32 1-4-1-3 Test CPU bus-clock frequency
34 1-4-2-1 Test CMOS RAM
37 1-4-2-4 Reinitialize the chipset (MB only)
38 1-4-3-1 Shadow system BIOS ROM
39 1-4-3-2 Reinitialize the cache (MB only)
3A 1-4-3-3 Autosize cache
3C 1-4-4-1 Configure advanced chipset registers
3D 1-4-4-2 Load alternate registers with CMOS values
40 2-1-1-1 Set Initial CPU speed
42 1-1-1-3 Initialize interrupt vectors
44 2-1-2-1 Initialize BIOS interrupts
46 2-1-2-3 Check ROM copyright notice
47 2-1-2-4 Initialize manager for PCI Option ROMs
48 2-1-3-1 Check video configuration against CMOS
49 2-1-3-2 Initialize PCI bus and devices
4A 2-1-3-3 Initialize all video adapters in system
4C 2-1-4-1 Shadow video BIOS ROM
4E 2-1-4-3 Display copyright notice
50 2-2-1-1 Display CPU type and speed
52 2-2-1-3 Test keyboard
54 2-2-2-1 Set key click if enabled
56 2-2-2-3 Enable keyboard
58 2-2-3-1 Test for unexpected interrupts
5A 2-2-3-3 Display prompt “Press F2 to enter SETUP”
5C 2-2-4-1 Test RAM between 512 and 640K
60 2-3-1-1 Test extended memory
62 2-3-1-3 Test extended memory address lines
64 2-3-2-1 Jump to User Patch1
66 2-3-2-3 Configure advanced cache registers
68 2-3-3-1 Enable external and CPU caches