Fuji Electric Faldic-a RYS-R Series, Руководство пользователя

Страница: 133 / 291

5-21
MHT260a (Engl.)
(8) Rotational direction [SIGN]
When the [START] signal is given while the [SIGN] (8) is off, indexing is executed in positive direction.
While the [SIGN] (8) is on, indexing is executed in negative direction.
For RYS
□□□
S3-RSS and –RTS type, specifying the rotational direction is invalid. Specify the negative sign to the station number.
(9) ABS/INC
When the [START] signal is given while the ABS/INC (9) is off, indexing is executed by specifying the station number as the absolute
position. While the ABS/INC (9) is on, indexing is executed as the relative position.
The relationship between the above signals is as follows:
DIR, SIGN, ABS/INC
DIR(7) SIGN(8) ABS/INC(9) Indexing action
ON (ignored) (ignored) Shorted route
OFF OFF Position in the positive direction station number
ON OFF Position in the negative direction station number
OFF ON Move for the amount of station number in the positive direction
OFF
ON ON Move for the amount of station number in the negative direction
5.5.2 Indexing end [WPSET]
The positioning action complete can be checked by this signal.
Indexing end [WPSET] (Control output signal)
■
Function
This [WPSET] signal turns on when the amplifier completes the positioning action.
This signal is off when the motor starts running. This signal is not turned on. while the motor is stopping by the temporary stop (31).
The output form of the [WPSET] signal can be selected by basic para. 55 setting.
■
Parameter setting
To allocate the [WPSET] signal to the control output terminal, set (2) to the system para..
■
Related item
(1) Output form of [WPSET] signal
The output form of the [WPSET] signal can be selected by basic para. 55 and 56 setting.
Indexing end [WPSET]
K80791234 K80791234 K80791234 K80791234
L1
L1 L1
L1
L2
L2 L2
L2
L3
L3 L3
L3
DB
DB DB
DB
P1 P1 P1 P1
N NN N
P+
P+ P+
P+
U UU U
V
VV
V
W
WW
W
CHARGE
CHARGE CHARGE
CHARGE
FALDIC
FALDIC FALDIC
FALDIC
SHIFT
SHIFT SHIFT
SHIFT
ENT ENT ENT ENT
RYS20 1 S3-VVS RYS20 1 S3-VVS RYS20 1 S3-VVS RYS20 1 S3-VVS
MODE
MODE MODE
MODE
ESC ESC ESC ESC
K80791234 K80791234 K80791234 K80791234
L1
L1 L1
L1
L2
L2 L2
L2
L3
L3 L3
L3
DB
DB DB
DB
P1 P1 P1 P1
N NN N
P+
P+ P+
P+
U UU U
V
VV
V
W
WW
W
CHARGE
CHARGE CHARGE
CHARGE
FALDIC
FALDIC FALDIC
FALDIC
SHIFT
SHIFT SHIFT
SHIFT
ENT ENT ENT ENT
RYS20 1 S3-VVS RYS20 1 S3-VVS RYS20 1 S3-VVS RYS20 1 S3-VVS
MODE
MODE MODE
MODE
ESC ESC ESC ESC
APS30
APS30 APS30
APS30
PWR PWR PWR PWR
ALM
ALM ALM
ALM
ＳＸ ＳＸ ＳＸ ＳＸ
SCPU32 SCPU32 SCPU32 SCPU32
LOADER LOADER LOADER LOADER
RUN
RUN RUN
RUN
TERM
TERM TERM
TERM
SLV SLV SLV SLV
STOP STOP STOP STOP
CPU CPU CPU CPU
No. No. No. No.
ONL
ONL ONL
ONL
ERR
ERR ERR ERR
RUN RUN RUN RUN
ALM
ALM ALM
ALM
BAT
BAT BAT
BAT
ONL 0 1 2 3 4 5 6 7 ONL 0 1 2 3 4 5 6 7 ONL 0 1 2 3 4 5 6 7 ONL 0 1 2 3 4 5 6 7
ERR 8 9 101112131415 ERR 8 9 101112131415 ERR 8 9 101112131415 ERR 8 9 101112131415
ONL CH1 ONL CH1 ONL CH1 ONL CH1
ERR CH2
ERR CH2 ERR CH2
ERR CH2
EMG +OT ‑OT EMG +OT ‑OT EMG +OT ‑OT EMG +OT ‑OT
20
20 20
20
1 11 1
B/A B/A B/A B/A
HP2
HP2 HP2
HP2
ONL ONL ONL ONL
ERR ERR ERR ERR
PE1
PE1 PE1
PE1
PH
PH PH
PH
PL PL PL PL
DA DA DA DA
CH CH CH CH
No.
No. No. No.
SCPU32 SCPU32 SCPU32 SCPU32
LOADER LOADER LOADER LOADER
RUN
RUN RUN
RUN
TERM
TERM TERM
TERM
SLV SLV SLV SLV
STOP STOP STOP STOP
CPU CPU CPU CPU
No. No. No. No.
ONL
ONL ONL
ONL
ERR
ERR ERR ERR
RUN RUN RUN RUN
ALM
ALM ALM
ALM
BAT
BAT BAT
BAT
ONL 0 1 2 3 4 5 6 7 ONL 0 1 2 3 4 5 6 7 ONL 0 1 2 3 4 5 6 7 ONL 0 1 2 3 4 5 6 7
ERR 8 9 101112131415 ERR 8 9 101112131415 ERR 8 9 101112131415 ERR 8 9 101112131415