Feig Electronic ID ISC.MR102, Руководство пользователя

Страница: 120 / 153

Identification Manual ID ISC.MR102
FEIG ELECTRONIC GmbH Page 120 of 153 H01113-4e-ID-B.docx
8.3.6. Infineon (My-d Light)
Chip ID: A1h = 10100001b (Bit 47 - 40 of UID)
Memory organization: 18 x 4 Byte = 576Bit
Number of blocks 18 (user area: 0...12)
Block size 4 byte
WR-OPTION
*
0
Command
Code
Function Mode Comment
non-
addressed
addressed select
0x01 Inventory

- -
0x02 Stay Quiet

-

-
0x22 Lock Multiple Blocks
   
0x23 Read Multiple Blocks


**  
Single Read
0x24 Write Multiple Blocks
   
0x25 Select

-

-
0x26 Reset to Ready
   
0x27 Write AFI
   
0x28 Lock AFI
   
0x29 Write DSFID - - - -
0x2A Lock DSFID - - - -
0x2B Get System Information - - - -
0x2C
Get Multiple Block Security
Status
- - - -
Custom specific commands
0x90 Write Byte
   

The WR-OPTION will be set automatically by the FEIG Readers if the WR-
OPTION parameter in “CFG4 Tran-
sponder Parameters” is set to “00: automatically set”.
**
Reading of more than one block in non addressed mode is only possible, if parameter “Read Mode” in CFG4
is set to “01: Single Read“.