
Plexus 9000 Planning and Engineering Guide
Rear System Processor Timing Module
Section 130-120-250
Issue 2, April 23, 2004
Telica, Inc.
5-67
5.5.2.2
Front Plate of the SP/TMG Module
The front plate of the module has the following connectors:
•
J1 and J2 – USB interfaces (reserved for future use);
•
J3 – DB-9 RS-232 serial craft interface operating at a fixed 9600
baud (Refer to
Table 5.5-A
for connector pin-outs);
•
J4 – DB-9 RS-232 serial interface connected to COM2 and used as
an emergency login to the operating system (Refer
Table 5.5-A
to
for connector pin-outs);
•
J5 – RJ45 10/100Base-T Ethernet interface for inter-module
signaling (Refer to
for connector pin-outs);
•
J6 – RJ45 10/100Base-T Ethernet interface for OAMP (operations,
administration, maintenance, and provisioning) (Refer to
for connector pin-outs);
•
J7 and J8 – Bantam jack pair for DS1 (T1) test access (Refer to
for connector pinouts);
•
J9 and J10 – Bantam jack pair for DS1 (T1) test access (Refer to
for connector pinouts).