Supero SUPER P3TDDE, User Manual

Page: 3 / 96

Preface
About This Manual
T h i s m a n u a l i s w r i t t e n f o r s y s t e m i n t e g r a t o r s , P C t e c h n i c i a n s a n d
knowledgeable PC users. It provides information for the installation and use
of the SUPER P3TDDE motherboard. The SUPER P3TDDE supports dual
Intel
®
370-pin Pentium
TM
III FCPGA 500 MHz - 1.4 GHz processors with a
512K L2 cache at front side bus speeds of 133, 100 and 66 MHz. Please
refer to the support section of our web site (http://www.supermicro.com/
TechSupport.htm) for a complete listing of supported processors. FCPGA
Pentium III processors are housed in a 370-pin package.
Manual Organization
Chapter 1 includes a checklist of what should be included in your
mainboard box, describes the features, specifications and performance of
the SUPER P3TDDE mainboard and provides information on the chipset.
Chapter 2 begins with instructions on handling static-sensitive devices.
Read this chapter when installing the processors, SDRAM memory modules
and for mounting the mainboard in the chassis. Also refer to this chapter
for connecting floppy/hard disk drives, the IDE interfaces, the parallel and
serial ports and the twisted wires for the power supply, the reset button,
the keylock/power LED, the speaker and the keyboard.
If you encounter any problems, see Chapter 3 , which describes trouble-
shooting procedures for the video, the memory and the setup configuration
stored in CMOS. For quick reference, a general FAQ (Frequently Asked
Questions) section is provided. Instructions are also included for contact-
i n g t e c h n i c a l s u p p o r t . I n a d d i t i o n , y o u c a n v i s i t o u r w e b s i t e a t
www.supermicro.com/techsupport.htm for more detailed information.
Chapter 4 includes an introduction to BIOS and provides detailed informa-
tion on running the CMOS Setup utility.
Chapter 5 provides information on the IDE RAID controller.
Appendix A lists BIOS POST messages.
Appendix B provides POST codes.
Appendix C details BIOS beep codes.
iii
Preface