
Abbreviations
(c) Spectrum Instrumentation GmbH
185
Abbreviations
Table 107: Abbreviations used throughout the Spectrum documents
Abbreviation
Long Name
Description
s
Second
ms
Milli Second
1/1000 second; 1 ms is the time between two samples when running at 1 kS/s
us (µs)
Micro Second
1/1000000 second or 1/1000 milli second; 1 ms is the time between two samples when running at 1
MS/s
ns
Nano Second
1/1000000000 second or 1/1000 micro second; 1 ns is the time between two samples when running at 1
GS/s
ps
Pico Second
1/1000000000000 second or 1/1000 nano second
Sample
One sample represents one data word that has been acquired on the same time position. Each sample con
-
sist of either one byte (8 bit resolution) or two bytes (12, 14 and 16 bit resolution)
Byte
The smallest storgage unit
kB
Kilo Bytes
1024 (2^10) Bytes
MB
Mega Bytes
1024 x 1024 (2^20) Bytes
GB
Giga Bytes
1024 x 1024 x 1024 (2^30) Bytes
Hz
Hertz
1 Hertz is one event/sample per second
kHz
Kilo Hertz
1000 Hertz
MHz
Mega Hertz
1000000 Hertz or 1000 kHz
GHz
Giga Hertz
1000000000 Hertz or 1000 MHz
kS/s
kilo Samples per Second
1000 samples per second
MS/s
Mega Samples per Second
1000 kilo samples (1000000 samples) per second
GS/s
Giga Samples per Second
1000 Mega samples (1000000000 samples) per second
PCIe
PCI Express
The PCI Express bus is a point to point connection allowing full speed for every single slot. The Express bus is
freely scaling and is available with 1 lane (x1), 4 lanes (x4), 8 lanes (x8) and 16 lanes (x16)
PXI
-
Based on the CompactPCI 3U standard the PXI (PCI eXtensions for Instrumentation) enhancement was
defined especially for the measurement user. In this specification additional lines for measurement purposes
are defined.
PXIe
PXI Express
PXI Express or PXIe is a subset of the PXI standard that replaces PXI’s parallel data bus with a high speed
serial interface
PLL
Phase Lock Loop
A clock device which generates a new clock phase-locked to a given reference clock
DMA
Direct Memory Access
A method to transfer data directly between device (card) and PC memory
RDMA
Remote Direct Memory Access
A method to transfer data directly between two devices (cards)
RMA
Return Manufacturer Authorization
WEEE
Waste Electrical and Electronic Equipment),
Summary of Contents for M2p.59 Series
Page 190: ......